VLSI implementation of reconfigurable SRRC filters with automatic code generation

A novel way to realize Square Root Raised Cosine (SRRC) filters with different taps, different accuracies and fixed architecture is proposed in this paper. An automatic code generation method is introduced because the architecture adopted in this paper is regular. In this way, both the number of the taps and Canonic Signed Digit (CSD) code's bit width are reconfigurable, and a variety of filters with fixed structure and different taps and accuracies can be realized efficiently. The synthesis result shows that a 257-tap SRRC filter using the architecture suggested in this paper can operate at a maximum frequency of 168.9 MHz with a cost of 86135 equivalent gates.

[1]  Jiang Bing.  The Design and Realization of High-tap Filters Based on FPGA , 2006 .

[2]  Zhang Weiliang,et al.  Design and FPGA implementation of high-speed square-root-raised-cosine FIR filters , 2002, Proceedings of 2002 IEEE 10th Digital Signal Processing Workshop, 2002 and the 2nd Signal Processing Education Workshop..

[3]  Bo Shen,et al.  A novel FIR filter compiler with performance evaluation , 2003, ASICON 2003.

[4]  H. Samueli,et al.  Design techniques for silicon compiler implementations of high-speed FIR digital filters , 1996 .

[5]  R. Hashemian.  A new method for conversion of a 2's complement to canonic signed digit number system and its representation , 1996, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers.