VLSI implementation of reconfigurable SRRC filters with automatic code generation
暂无分享,去创建一个
[1] Jiang Bing. The Design and Realization of High-tap Filters Based on FPGA , 2006 .
[2] Zhang Weiliang,et al. Design and FPGA implementation of high-speed square-root-raised-cosine FIR filters , 2002, Proceedings of 2002 IEEE 10th Digital Signal Processing Workshop, 2002 and the 2nd Signal Processing Education Workshop..
[3] Bo Shen,et al. A novel FIR filter compiler with performance evaluation , 2003, ASICON 2003.
[4] H. Samueli,et al. Design techniques for silicon compiler implementations of high-speed FIR digital filters , 1996 .
[5] R. Hashemian. A new method for conversion of a 2's complement to canonic signed digit number system and its representation , 1996, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers.