A graphical hardware design language
暂无分享,去创建一个
[1] Paul J. Drongowski,et al. Representation in CAD: Models and semantics , 1985, CSC '85.
[2] Gabriele Saucier,et al. ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Charles W. Rose,et al. The N. mPc System Description Facility , 1979, 16th Design Automation Conference.
[4] M.C. McFarland. Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.
[5] Gerald Estrin. SARA in the design room , 1985, CSC '85.
[6] Peter Radford,et al. Petri Net Theory and the Modeling of Systems , 1982 .
[7] Zebo Peng. Synthesis of VLSI Systems with the CAMAD Design Aid , 1986, 23rd ACM/IEEE Design Automation Conference.
[8] Paul J. Drongowski. A graphical engineering aid for VLSI systems , 1985 .
[9] S. J. McFarland,et al. The value trace : a data base for automated digital design , 1978 .
[10] P. W. Foulk,et al. Formal description of computational structure in aids , 1980 .
[11] Richard M. Karp,et al. Parallel Program Schemata , 1969, J. Comput. Syst. Sci..
[12] G. A. Frank,et al. An Architecture Design and Assessment System for Software/Hardware Codesign , 1985, DAC 1985.
[13] Connie U. Smith,et al. An Architecture Design and Assessment System for Software/Hardware Codesign , 1985, 22nd ACM/IEEE Design Automation Conference.
[14] P. W. Foulk,et al. Aids - an integrated design system for digital hardware , 1980 .
[15] Gerald Estrin. Modeling for synthesis - the gap between intent and behavior , 1977, DAC 1977.
[16] Sundaravarathan R. Iyengar. Incremental timing verification in top-down, bottom-up designs using constraint propagation , 1987 .
[17] C. W. Rose,et al. LOGOS and the software engineer , 1899, AFIPS '72 (Fall, part I).