A Delay Evaluation Circuit for Analog BIST Function

[1]  Jae-Yoon Sim,et al.  A 1-GHz Digital PLL With a 3-ps Resolution Floating-Point-Number TDC in a 0.18- $\mu\hbox{m}$ CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Gordon W. Roberts,et al.  A Brief Introduction to Time-to-Digital and Digital-to-Time Converters , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Paul Hasler,et al.  A tunable analog delay element for high-frequency dynamic beamforming , 2009, 2009 IEEE International Ultrasonics Symposium.

[4]  Linda S. Milor,et al.  Via wearout detection with on chip monitors , 2009, 2009 3rd International Workshop on Advances in sensors and Interfaces.

[5]  E. Gebara,et al.  Performance Analysis of Balanced and Unbalanced Feed-Forward Equalizer Structures for Multi-Gigabit Applications in 0.18μm CMOS Process , 2008, 2008 European Microwave Integrated Circuit Conference.

[6]  Ming Chen,et al.  Analog to Feature Conversion , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[7]  Kevin J. Nowka,et al.  A scheme for on-chip timing characterization , 2006, 24th IEEE VLSI Test Symposium.

[8]  Kaushik Roy,et al.  A novel on-chip delay measurement hardware for efficient speed-binning , 2005, 11th IEEE International On-Line Testing Symposium.

[9]  Gordon W. Roberts,et al.  High-resolution flash time-to-digital conversion and calibration for system-on-chip testing , 2005 .

[10]  A. Hajimiri,et al.  An active analog delay and the delay reference loop , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[11]  David V. Anderson,et al.  C/sup 4/ band-pass delay filter for continuous-time subband adaptive tapped-delay filter , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[12]  Alejandro Díaz-Sánchez,et al.  A fully parallel CMOS analog median filter , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[14]  David J. Foley,et al.  CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[15]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .