An 8-Gb 12-Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance Applications
暂无分享,去创建一个
Michael Richter | Stefan Dietrich | Martin Brox | Maksim Kuzmenka | Manfred Plan | Ronny Schneider | Fabien Funfrock | Wolfgang Spirkl | Jörg Weller | Thomas Hein | Eugen Huber | Filippo Vitale | Marcos Alvarez Gonzalez | Milena Ivanov | Mani Balakrishnan | Martin Broschwitz | Cristian Chetreanu | Daniel Lauber | Juan Ocon Garrido | Swetha Padaraju | Sven Piatkowski | Jan Pottgiesser | Peter Pfefferl | Jens Polney | Ralf Oliver Seitter | Marc Walter | Christian N. Mohr | Stephan Rau | M. Brox | W. Spirkl | R. Seitter | M. Broschwitz | F. Funfrock | S. Dietrich | M. Ivanov | M. Balakrishnan | Cristian Chetreanu | Marcos Alvarez Gonzalez | Thomas Hein | Eugen Huber | Daniel Lauber | Maksim Kuzmenka | Swetha Padaraju | Sven Piatkowski | Jan Pottgiesser | P. Pfefferl | M. Plan | Jens Polney | Stephan Rau | Michael Richter | Ronny Schneider | M. Walter | Jörg Weller | F. Vitale
[1] Kyung Whan Kim,et al. 18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[2] Jae-Hyung Lee,et al. A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Yong-Jun Kim,et al. 18.1 A 20nm 9Gb/s/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[4] Peter Gregorius,et al. A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques , 2010, IEEE Journal of Solid-State Circuits.
[5] Jaejin Lee,et al. 25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[6] Hyun-Woo Lee,et al. Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.