Synthesis of high-performance packet processing pipelines

Packet editing is a fundamental building block of data communication systems such as switches and routers. Circuits that implement this function are critical and define the features of the system. We propose a high-level synthesis technique for a new model for representing packet editing functions. Experiments show our circuits achieve a throughput of up to 40Gb/s on a commercially available FPGA device, equal to state-of-the-art implementations

[1]  Gordon J. Brebner,et al.  Hyper-programmable architectures for adaptable networked systems , 2004 .

[2]  Gordon J. Brebner,et al.  Mapping a domain specific language to a platform FPGA , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[4]  Gerd Keiser,et al.  Local Area Networks , 1989 .

[5]  Dirk Grunwald,et al.  CUSP: a modular framework for high speed network applications on FPGAs , 2005, FPGA '05.

[6]  Eddie Kohler,et al.  The Click modular router , 1999, SOSP.

[7]  Eric C. Rosen,et al.  Multiprotocol Label Switching Architecture" RFC 3031 , 2001 .

[8]  Dennis Lee,et al.  Gigabit Ethernet switches using a shared buffer architecture , 2003, IEEE Communications Magazine.

[9]  Eric C. Rosen,et al.  Multiprotocol Label Switching Architecture , 2001, RFC.

[10]  Gordon J. Brebner,et al.  Hyper-programmable architectures for adaptable networked systems , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..

[11]  Larry L. Peterson,et al.  A dynamic network architecture , 1992, TOCS.