Optimized latch-up design of a high voltage nLDMOSFET

Both drain-side and source-side engineering by adding Nad and Pad layers to obtain a weak snapback characteristic nLDMOS are presented in this work. It is a novel method to reduce trigger voltage (Vt1) and to increase holding voltage (Vh). These efforts will be very suitable for the HV power management IC applications. Meanwhile, in this work, we will discuss trigger voltage and holding voltage distributions of these novel HV nLDMOS devices.

[1]  B. Keppens,et al.  Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[2]  Ming-Dou Ker,et al.  Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Ming-Dou Ker,et al.  Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[4]  T. Efland,et al.  A Rugged LDMOS for LBC5 Technology , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[5]  A. W. Ludikhuize,et al.  Kirk effect limitations in high voltage IC's , 1994, Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics.

[6]  Yan-Kuin Su,et al.  Effects of Drift-Region Design on the Reliability of Integrated High-Voltage LDMOS Transistors , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.