Design of Efficient Regular Arrays for Matrix Multiplication by Two-Step Regularization
暂无分享,去创建一个
[1] Sailesh K. Rao,et al. Regular interactive algorithms and their implementations on processor arrays , 1986 .
[2] Jean-Marc Delosme,et al. Transformation of Broadcass into Propagations in Systolic Algorithms , 1992, J. Parallel Distributed Comput..
[3] Thomas Kailath,et al. A Family of New Efficient Arrays for Matrix Multiplication , 1989, IEEE Trans. Computers.
[4] Thomas Kailath,et al. Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.
[5] Subhash C. Kak,et al. A two-layered mesh array for matrix multiplication , 1988, Parallel Comput..
[6] Sun-Yuan Kung. VLSI Array Processor for Signal Processing. , 1982 .
[7] Yves Robert,et al. An even faster systolic array for matrix multiplication , 1989, Parallel Comput..
[8] Benjamin W. Wah,et al. The Design of Optimal Systolic Arrays , 1985, IEEE Transactions on Computers.
[9] W. Porter,et al. Orbital architectures with dynamic reconfiguration , 1987 .
[10] Jong-Chuang Tsay,et al. Some New Designs of 2-D Array for Matrix Multiplication and Transitive Closure , 1995, IEEE Trans. Parallel Distributed Syst..
[11] H. T. Kung,et al. Systolic Arrays for (VLSI). , 1978 .