A fast, latching comparator for 12 bit A/D applications

High-speed, 12 bit accurate successive approximation A/D converters demand a comparator with both excellent input specifications and fast response time. The author describes a voltage comparator with 50 ns response time to 1/2 LSB overdrive (1.2 mV) and 0.1 LSB (250 /spl mu/V) total input error. Unique features of the circuit include a super-/spl beta/ input stage, a fast buried-zener level-shift, a fully differential output stage, a floating-zener biasing scheme, and a fast latch circuit which does not interfere with input accuracy. The comparator is manufactured on a bipolar, double-implanted, thin epi, junction-isolated process.

[1]  R. Webb A high-speed, 12-bit monolithic D/A converter , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  J. Schmoock A precision voltage-to-frequency converter , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  David A. Hodges,et al.  High-resolution A/D conversion in MOS/LSI , 1979 .

[4]  G. Erdi A precision trim technique for monolithic analog circuits , 1975, IEEE Journal of Solid-State Circuits.

[5]  T. Frederiksen,et al.  A monolithic 12b+Sign successive approximation A/D converter , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  J. Schoeff,et al.  An inherently monotonic 12 bit DAC , 1979, IEEE Journal of Solid-State Circuits.

[7]  A. Brokaw,et al.  A monolithic 10-bit A/D using I/sup 2/L and LWT thin-film resistors , 1978, IEEE Journal of Solid-State Circuits.