Minimization of delay insertion in clock period improvement in general-synchronous framework

In general-synchronous framework, in which the clock is distributed periodically to each register but not necessarily simultaneously, the circuit performance such as the clock period is expected to be improved by delay insertion. However, if the amount of inserted delays is too much, then the circuit is changed too much and the circuit performance might not be improved. In this paper, we propose an efficient delay insertion method that minimizes the amount of inserted delays in the clock period improvement in general-synchronous framework. In the proposed method, the amount of inserted delays is minimized by using an appropriate clock schedule and by inserting delays into appropriate places in the circuit. Experiments show that the proposed method can obtain optimum solutions in short time in most circuits.

[1]  Sachin S. Sapatnekar,et al.  A graph-theoretic approach to clock skew optimization , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[3]  Hai Zhou,et al.  Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains , 2007, 2007 Asia and South Pacific Design Automation Conference.

[4]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[5]  Atsushi Takahashi,et al.  Performance and reliability driven clock scheduling of sequential logic circuits , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[6]  Atsushi Takahashi,et al.  Clock period minimization of semi-synchronous circuits by gate-level delay insertion , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[7]  Atsushi Takahashi,et al.  Clock period minimization method of semi-synchronous circuits by delay insertion , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[8]  Takahashi Atsushi.  General synchronous circuits using global clock -- design methodologies, tools, and prospects , 2006 .

[9]  Baris Taskin,et al.  Delay Insertion Method in Clock Skew Scheduling , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Baris Taskin,et al.  Delay insertion method in clock skew scheduling , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.