High-level design flow and environment for FPGA-based dynamic partial reconfiguration

ABSTRACT The main motivation of this paper is related to the lack of a high-level design flow for field-programmable gate array (FPGA) partial dynamic reconfiguration management. Our contribution consists in proposing a high-level add-on methodology to the Xilinx’s design flow for dynamic partial reconfiguration (DPR). The main objective is to give an abstract view of the developed application in order to facilitate the designer task. The suggested design flow offers an application-centric view on dynamic reconfiguration designs, which permits simplifying the optimisation and generation of such designs. A new formulation of the reconfigurable modules’ mapping process is put forward. This allows a design space exploration so as to find the convenient number of reconfigurable regions and their sizes as well as the reconfiguration sequence. A new tool was proposed to support our methodology by allowing creating and synthesising graphical models of the developed application. We introduce a new block diagram to represent this latter and a sequence model that can be used for the design optimisations. To validate the proposed DPR design environment, two application examples are given at the end of the paper. They demonstrate the usefulness of the suggested models and methods.

[1]  Gilberto Ochoa-Ruiz,et al.  A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile , 2012, Des. Autom. Embed. Syst..

[2]  Christophe Bobda,et al.  Introduction to reconfigurable computing - architectures, algorithms, and applications , 2010 .

[3]  Fabrizio Ferrandi,et al.  Exploiting partial dynamic reconfiguration for SoC design of complex application on FPGA platforms , 2005 .

[4]  Walter Stechele,et al.  A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[5]  Jim Tørresen,et al.  Go Ahead: A Partial Reconfiguration Framework , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[6]  Stephan Wong,et al.  Partially reconfigurable point-to-point FPGA interconnects , 2008 .

[7]  Qiang Wu,et al.  Research on Design Method of Dynamic Partial Reconfigurable System , 2012 .

[8]  Jean-Didier Legat,et al.  An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications , 2008, EURASIP J. Embed. Syst..

[9]  David Dye.  Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite , 2010 .

[10]  Norbert Abel.  Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[11]  Alan D. George,et al.  Bitstream relocation with local clock domains for partially reconfigurable FPGAs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  Ronald F. DeMara,et al.  A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Jim Tørresen,et al.  High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[14]  Abbes Amira,et al.  An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores , 2010, Signal Process. Image Commun..

[15]  Peter Reichel,et al.  GePaRD - A High-Level Generation Flow for Partially Reconfigurable Designs , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[16]  Kizheppatt Vipin,et al.  Automated Partitioning for Partial Reconfiguration Design of Adaptive Systems , 2013, 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum.

[17]  Linda Doyle,et al.  Generic Software Framework for Adaptive Applications on FPGAs , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.

[18]  Yingtao Jiang,et al.  A high-performance, low-area reconfiguration controller for network-on-chip-based partial dynamically reconfigurable system-on-chip designs , 2010 .

[19]  Kaifeng Zhang,et al.  Runtime Bitstream Relocation based Intrinsic Evolvable System , 2014 .

[20]  Sandi Habinc,et al.  Dynamic Partial Reconfiguration in Space Applications , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[21]  Aravind Dasu,et al.  PRR-PRR Dynamic Relocation , 2009, IEEE Computer Architecture Letters.

[22]  Jürgen Teich,et al.  ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[23]  Abderrezak Guessoum,et al.  A novel methodology for accelerating bitstream relocation in partially reconfigurable systems , 2013, Microprocess. Microsystems.

[24]  Mohamed Abid,et al.  Software Defined Radio Equipment: What's the Best Design Approach to Reduce Power Consumption and Increase Reconfigurability? , 2012 .

[25]  Walter Stechele,et al.  Dynamic Partial Reconfiguration of Xilinx FPGAs Lets Systems Adapt on the Fly , 2010 .

[26]  Kizheppatt Vipin,et al.  Dynamic Cognitive Radios on the Xilinx Zynq Hybrid FPGA , 2015, CrownCom.

[27]  Kizheppatt Vipin,et al.  Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[28]  Peter M. Athanas,et al.  OpenPR: An Open-Source Partial-Reconfiguration Toolkit for Xilinx FPGAs , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[29]  Abdellatif Mtibaa,et al.  Adequation and hardware implementation of the color structure descriptor for real-time temporal video segmentation , 2014, Journal of Real-Time Image Processing.

[30]  Kizheppatt Vipin,et al.  DyRACT: A partial reconfiguration enabled accelerator and test platform , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[31]  F. Fons,et al.  Making Biometrics the Killer App of FPGA Dynamic Partial Reconfiguration , 2022 .

[32]  Shurong Chen,et al.  Partial Reconfiguration Bitstream Compression for Virtex FPGAs , 2008, 2008 Congress on Image and Signal Processing.

[33]  M.H. Zarifi,et al.  Design and implementation of MP3 decoder using partial dynamic reconfiguration on Virtex-4 FPGAs , 2008, 2008 International Conference on Computer and Communication Engineering.

[34]  Jooheung Lee,et al.  A scalable H.264/AVC deblocking filter architecture using dynamic partial reconfiguration , 2010, 2010 IEEE International Conference on Acoustics, Speech and Signal Processing.

[35]  Mariano Fons,et al.  Biometrics-based consumer applications driven by reconfigurable hardware architectures , 2012, Future Gener. Comput. Syst..

[36]  Marco D. Santambrogio,et al.  An application-centered design flow for self reconfigurable systems implementation , 2009, 2009 Asia and South Pacific Design Automation Conference.

[37]  Shaila Subbaraman,et al.  Real Time Video Processing on FPGA Using on the Fly Partial Reconfiguration , 2009, 2009 International Conference on Signal Processing Systems.

[38]  Nadia Nedjah,et al.  Reconfigurable and adaptive computing , 2015 .

[39]  Brent E. Nelson,et al.  RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs , 2015, FPGA.

[40]  Alan D. George,et al.  FPGA Design Framework for Dynamic Partial Reconfiguration , 2007 .

[41]  M. Huebner,et al.  Seamless Design Flow for Run-Time Reconfigurable Automotive Systems , 2006 .

[42]  Abdellatif Mtibaa,et al.  Efficient relocation of variable-sized hardware tasks for FPGA-based adaptive systems , 2014, 2014 26th International Conference on Microelectronics (ICM).

[43]  Samy Meftali,et al.  Facilitating IP deployment in a MARTE-based MDE methodology using IP-XACT: A Xilinx EDK case study , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.