Reconfigurable Microarchitecture Based System-Level Dynamic Power Management SoC Platform

Power-aware design is one of the most important areas to be emphasized in multimedia mobile systems, in which data transfers dominate the power consumption. In this paper, we propose a new architecture for motion compensation (MC) of H.264/AVC with power reduction by decreasing the data transfers. For this purpose, a reconfigurable microarchitecture based on data type is proposed for interpolation and it is mapped onto the dedicated motion compensation IP (intellectual property) effectively without sacrificing the performance or the system latency. The original quarter-pel interpolation equation that consists of one or two half-pel interpolations and one averaging operation is designed to have different execution control modes, which result in decreasing memory accesses greatly and maintaining the system efficiency. The simulation result shows that the proposed method could reduce up to 87% of power caused by data transfers over the conventional method in MC module.

[1]  Frank Vahid,et al.  Platform Tuning for Embedded Systems Design , 2001, Computer.

[2]  Yoichi Yagasaki,et al.  Adaptive MC interpolation for memory access reduction in JVT video coding , 2003, Seventh International Symposium on Signal Processing and Its Applications, 2003. Proceedings..

[3]  Hugo De Man,et al.  System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach , 1998, J. VLSI Signal Process..

[4]  Bhanu Kapoor,et al.  Low power memory architectures for video applications , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[5]  In-Cheol Park,et al.  High-performance and low-power memory-interface architecture for video processing applications , 2001, IEEE Trans. Circuits Syst. Video Technol..

[6]  Hugo De Man,et al.  Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multimedia Processor , 1999, IEEE Trans. Multim..

[7]  L. Nachtergaele,et al.  Low power storage exploration for H.263 video decoder , 1996, VLSI Signal Processing, IX.

[8]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[9]  Ralf Kakerow,et al.  Low power design methodologies for mobile communication , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[10]  Tomás Lang,et al.  Exploiting the locality of memory references to reduce the address bus energy , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.