Radiation hardened 2Mbit SRAM in 180nm CMOS technology

This work presents an asynchronous 2Mbit SRAM designed following radiation hardening by design methodology. The design takes into account the two possible effects that could damage the circuits in harsh environments: cumulative effects due to long-time exposure to radiation and single event effects due to interaction with charged particles. The circuit has been fabricated in an 180nm TowerJazz CMOS process. Post-irradiation measurements of a previous design using the same design methodology confirm that the SRAM is rad-hard up to 760krad of Total Ionizing Dose (TID) for a 100rad/s dose rate.

[1]  C. Hafer,et al.  Megarad total ionizing dose and single event effects test results of a radhard-by-design 0.25 micron ASIC [space applications] , 2004, 2004 IEEE Radiation Effects Data Workshop (IEEE Cat. No.04TH8774).

[2]  Cristiano Calligaro,et al.  Design of rad-hard SRAM cells: A comparative study , 2010, 2010 27th International Conference on Microelectronics Proceedings.

[3]  Cristiano Calligaro,et al.  Design of a rad-hard library of digital cells for space applications , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[4]  C. Hafer,et al.  Commercially fabricated radiation hardened 4Mbit SRAM , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[5]  K.C. Mohr,et al.  Optimizing Radiation Hard by Design SRAM Cells , 2007, IEEE Transactions on Nuclear Science.

[6]  Graham G. Swinerd,et al.  Spacecraft Systems Engineering: Fortescue/Spacecraft Systems Engineering , 2011 .

[7]  Bin Li,et al.  Incremental Enhancement of SEU Hardened 90 nm CMOS Memory Cell , 2011, IEEE Transactions on Nuclear Science.

[8]  Alessandro Paccagnella,et al.  A multi-megarad, radiation hardened by design 512 kbit SRAM in CMOS technology , 2010, 2010 International Conference on Microelectronics.

[9]  S. Doyle,et al.  A Radiation Hardened 16-Mb SRAM for Space Applications , 2007, 2007 IEEE Aerospace Conference.

[10]  C. Hafer,et al.  SEE and TID Results for a RadHard-by-Design 16Mbit SRAM with Embedded EDAC , 2006, 2006 IEEE Radiation Effects Data Workshop.

[11]  Sylvain Clerc,et al.  A Commercial 65 nm CMOS Technology for Space Applications: Heavy Ion, Proton and Gamma Test Results and Modeling , 2010, IEEE Transactions on Nuclear Science.

[12]  K.B. Clark.  Europa Explorer---An Exceptional Mission Using Existing Technology , 2007, 2007 IEEE Aerospace Conference.

[13]  Cristiano Calligaro,et al.  Layout-oriented simulation of non-destructive single event effects in CMOS IC blocks , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[14]  Sylvain Clerc,et al.  A commercial 65nm CMOS technology for space applications: Heavy ion, proton and gamma test results and modeling , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[15]  Philippe Roche,et al.  A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS , 2008, ISQED 2008.