An analog Very Large Scale Integrated circuit design of Back Propagation Neural Networks

All the modern technologies in digital systems are slowly converting in to the analog implementation especially for the fault tolerance and low power consumption. But the analog implementation of parallel computation with ANN (Artificial Neural Network) in real time implementation is not an easy task in all aspects. This paper mainly focuses on the implementation of Neural Network Architecture (NNA) with on chip learning in analog VLSI (Very Large Scale Integration). Back Propagation Neural Network (BPN) algorithm is designed and simulated in analog domain by using Tanner EDA tool.

[1]  Chiara Bartolozzi,et al.  Synaptic Dynamics in Analog VLSI , 2007, Neural Computation.

[2]  Magnus Själander,et al.  A low-leakage twin-precision multiplier using reconfigurable power gating , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Bernabé Linares-Barranco,et al.  Compact low-power calibration mini-DACs for neural arrays with programmable weights , 2003, IEEE Trans. Neural Networks.

[4]  Cyril Prasanna Raj,et al.  VLSI Design and Analysis of Multipliers for Low Power , 2009, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing.

[5]  Mongia Mhiri,et al.  Neural-Based Models of Semiconductor Devices for SPICE Simulator , 2008 .

[6]  J. Gerberding,et al.  From the Fifth International Conference on the , 1998 .

[7]  T. Madhu,et al.  VHDL synthesizable hardware architecture design of back propagation neural networks , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[8]  Hideo Ito,et al.  Design of defect tolerant Wallace multiplier , 2005, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05).

[9]  Vittorio Dante,et al.  A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory , 2003, IEEE Trans. Neural Networks.

[10]  Shiann-Rong Kuang,et al.  Design of power-efficient pipelined truncated multipliers with various output precision , 2007, IET Comput. Digit. Tech..

[11]  Daniel Matolin,et al.  An Analog VLSI Pulsed Neural Network for Image Segmentation Using Adaptive Connection Weights , 2002, ICANN.

[12]  C. Mead,et al.  Neuromorphic analogue VLSI. , 1995, Annual review of neuroscience.

[13]  T. Madhu,et al.  Fault diagnosis and testing of induction machine using Back Propagation Neural Network , 2012, 2012 IEEE International Power Modulator and High Voltage Conference (IPMHVC).