Ultra high speed SHA-256 hashing cryptographic module for IPSec hardware/software codesign

Nowadays, more than ever, security is considered to be critical issue for all electronic transactions. This is the reason why security services like those described in IPSec are mandatory to IPV6 which will be adopted as the new IP standard the next years. Moreover the need for security services in every data packet that is transmitted via IPv6, illustrates the need for designing security products able to achieve higher throughput rates for the incorporated security schemes. In this paper such a design is presented which manages to increase throughput of SHA-256 hash function enabling efficient software/hardware co-design.

[1]  Kris Gaj,et al.  A 1 Gbit/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512 , 2004, CT-RSA.

[2]  Rached Tourki,et al.  Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor , 2008 .

[3]  Philip Heng Wai Leong,et al.  An FPGA Based SHA-256 Processor , 2002, FPL.

[4]  Bernard P. Zajac Applied cryptography: Protocols, algorithms, and source code in C , 1994 .

[5]  Francis M. Crowe,et al.  Optimisation of the SHA-2 family of hash functions on FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[6]  James H. Burrows,et al.  Secure Hash Standard , 1995 .

[7]  Odysseas G. Koufopavlou,et al.  VLSI implementation of the keyed-hash message authentication code for the wireless application protocol , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[8]  Stamatis Vassiliadis,et al.  Improving SHA-2 Hardware Implementations , 2006, CHES.

[9]  Odysseas G. Koufopavlou,et al.  Implementation of the SHA-2 Hash Family Standard Using FPGAs , 2005, The Journal of Supercomputing.

[10]  Rached Tourki,et al.  A Reconfigurable Implementation of the New Secure Hash Algorithm , 2007, The Second International Conference on Availability, Reliability and Security (ARES'07).

[11]  Arnaud Tisserand,et al.  Multi-mode operator for SHA-2 hash functions , 2007, J. Syst. Archit..