Boundary control: a new distributed control architecture for space-time transformed (VLSI) processor arrays
暂无分享,去创建一个
[1] Yves Robert,et al. Linear Scheduling Is Nearly Optimal , 1991, Parallel Process. Lett..
[2] Michael Wolfe,et al. High performance compilers for parallel computing , 1995 .
[3] Jürgen Teich,et al. Control generation in the design of processor arrays , 1991, J. VLSI Signal Process..
[4] Jürgen Teich,et al. Design Space Exploration for Massively Parallel Processor Arrays , 2001, PaCT.
[5] Lothar Thiele,et al. On the design of piecewise regular processor arrays , 1989, IEEE International Symposium on Circuits and Systems,.
[6] Jürgen Teich,et al. Synthesis of FPGA Implementations from Loop Algorithms , 2001 .
[7] Lothar Thiele,et al. Resource constrained scheduling of uniform algorithms , 1993, J. VLSI Signal Process..
[8] David K. Smith. Theory of Linear and Integer Programming , 1987 .
[9] Richard M. Karp,et al. The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.
[10] Jürgen Teich,et al. Partitioning of processor arrays: a piecewise regular approach , 1993, Integr..