Design and analysis of a new carbon nanotube full adder cell

A novel full adder circuit is presented. The main aim is to reduce power delay product (PDP) in the presented full adder cell. A new method is used in order to design a full-swing full adder cell with low number of transistors. The proposed full adder is implemented in MOSFET-like carbon nanotube technology and the layout is provided based on standard 32nm technology from MOSIS. The simulation results using HSPICE show that there are substantial improvements in both power and performance of the proposed circuit compared to the latest designs. In addition, the proposed circuit has been implemented in conventional 32nm process to compare the benefits of using MOSFET-like carbon nanotubes in arithmetic circuits over conventional CMOS technology. The proposed circuit can be applied in very high performance and ultra-low-power applications.

[1]  Keivan Navi,et al.  A low-voltage and energy-efficient full adder cell based on carbon nanotube technology , 2010 .

[2]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[4]  K Navi,et al.  High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder , 2010, Nanoscale research letters.

[5]  Giovanni De Micheli,et al.  Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Mahdiar Hosseinghadiry,et al.  A New Full Swing Full Adder Based on New Logic Approach , 2010 .

[7]  V. Arora,et al.  The ultimate ballistic drift velocity in carbon nanotubes , 2008 .

[8]  Chongwu Zhou,et al.  Wafer-scale fabrication of separated carbon nanotube thin-film transistors for display applications. , 2009, Nano letters.

[9]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[10]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[11]  M.N. Senejani,et al.  Low Dynamic Power High Performance Adder , 2009, 2009 International Conference on Future Computer and Communication.

[12]  Mahdiar Hosein Ghadiry,et al.  Design and Analysis of a Novel Low PDP Full Adder Cell , 2011, J. Circuits Syst. Comput..

[13]  Keivan Navi,et al.  A New Low Power Dynamic Full Adder Cell Based on Majority Function , 2008 .

[14]  M. Meyyappan,et al.  Carbon nanotube tips for scanning probe microscopy: fabrication and high aspect ratio nanometrology , 2005 .

[15]  K. Roy,et al.  Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits—DC Analysis and Modeling Toward Optimum Transistor Structure , 2006, IEEE Transactions on Electron Devices.

[16]  Daniel J. Sorin,et al.  Semi-empirical SPICE models for carbon nanotube FET logic , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[17]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[18]  Mohsen Hayati,et al.  CNT-MOSFET modeling based on artificial neural network: Application to simulation of nanoscale circuits , 2010 .

[19]  Keivan Navi,et al.  Two novel ultra high speed carbon nanotube Full-Adder cells , 2009, IEICE Electron. Express.

[20]  Razali Ismail,et al.  Current-voltage characteristics of a silicon nanowire transistor , 2009, Microelectron. J..

[21]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  M.Hosseinghadiry,et al.  Two New Low Power High Performance Full Adders with Minimum Gates , 2009 .

[23]  Mahdiar Hosein Ghadiry,et al.  The Effect of Number of Virtual Channels on NoC EDP , 2008, CDES.

[24]  Adrian M Ionescu,et al.  Nanowire transistors made easy. , 2010, Nature nanotechnology.

[25]  R. Ismail,et al.  Graphene nanoribbon conductance model in parabolic band structure , 2010 .