Analysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power Structures

In this paper, the design of a low power and high performance dynamic circuit using a new CMOS domino logic family called feedthrough logic is presented. The need for faster circuits with low power dissipation has made it common practice to use feedthrough logic. The proposed circuit for low power improves dynamic power consumption as compared to the existing feedthrough logic and improves its speed. The proposed circuit is simulated using 90nm with power supply 0.9 V CMOS process technology from Cadence(R) Virtuoso(R). Exhaustive simulation results in Cadence environment be evidence for that the proposed modified FTL structure has an advantage in reduction of the dynamic power approximately by 55% and accomplish a speed up to 45% on 8-bit ripple carry adder in contrast to existing feedthrough logic.

[1]  M. Sachdev,et al.  Dual supply voltage clocking for 5 GHz 130 nm integer execution core , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[2]  S. Nooshabadi,et al.  Fast adder design in dynamic logic , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[3]  Chulwoo Kim,et al.  CMOS Digital Integrated Circuits: Analysis & Design, 4th Edition , 2014 .

[4]  Saeid Nooshabadi,et al.  Analysis of High-Performance Fast Feedthrough Logic Families in CMOS , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Jaume Segura,et al.  A compact gate-level energy and delay model of dynamic CMOS gates , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  S. Vangal,et al.  A 5 GHz floating point multiply-accumulator in 90 nm dual V/sub T/ CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[8]  Mostafa Rahimi Azghadi,et al.  A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter , 2009, Microelectron. J..

[9]  S. Nooshabadi,et al.  Low Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[10]  Saeid Nooshabadi,et al.  Fast feedthrough logic: a high performance logic family for GaAs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.