Implementation and performance of a binary lattice gas algorithm on parallel processor systems

Abstract We study the performance of a lattice gas binary algorithm on a “real arithmetic” machine, a 32 processor INTEL iPSC hypercube. The implementation is based on so-called multi-spin coding techniques. From the measured performance we extrapolate to larger and more powerful parallel systems. Comparisons are made with “bit” machines, such as the parallel Connection Machine.