A Fifth-Order G m -C Continuous-Time ΔΣ Modulator With Process-Insensitive Input Linear Range.
暂无分享,去创建一个
[1] Yong-Hwan Kim,et al. A CMOS 4/spl times/ speed DVD read channel IC , 1998 .
[2] K. Philips,et al. A 3.3mW /spl Sigma//spl Delta/ modulator for UMTS in 0.18/spl mu/m CMOS with 70dB dynamic range in 2MHz bandwidth , 2002 .
[3] P. R. Gray,et al. A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels , 1993 .
[4] Bang-Sup Song,et al. A self-trimming 14-b 100-MS/s CMOS DAC , 2000, IEEE Journal of Solid-State Circuits.
[5] Thomas Blon,et al. A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .
[6] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.
[7] Richard Schreier,et al. A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .
[8] Maurits Ortmanns,et al. A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.