A 16Kb 10T-SRAM with 4x read-power reduction

This work aims to reduce the read power consumption as well as to enhance the stability of the SRAM cell during the read operation. A new 10-transisor cell is proposed with a new read scheme to minimize the power consumption within the memory core. It has separate read and write ports, thus cell read stability is significantly improved. A 16Kb SRAM macro operating at 1V supply voltage is demonstrated in 65 nm CMOS process. Its read power consumption is reduced to 24% of the conventional design. The new cell also has lower leakage current due to its special bit-line pre-charge scheme. As a result, it is suitable for low-power mobile applications where power supply is restricted by the battery.

[1]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[2]  Chua-Chin Wang,et al.  A 4-kb Low-Power SRAM Design With Negative Word-Line Scheme , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Volkan Kursun,et al.  Dynamic wordline voltage swing for low leakage and stable static memory banks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[4]  Stefania Perri,et al.  Leakage energy reduction techniques in deep submicron cache memories: a comparative study , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Pankaj Agarwal,et al.  A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[6]  Kiyoo Itoh.  Low-Voltage Limitations and Challenges of , 2008 .

[7]  Yehea I. Ismail,et al.  Accurate Estimation of SRAM Dynamic Stability , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Evelyn Grossar,et al.  Technology-aware design of SRAM memory circuits , 2007 .

[9]  Yu Cao,et al.  Ultra-low-voltage robust design issues in deep-submicron CMOS , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[10]  Wei Dong,et al.  SRAM dynamic stability: Theory, variability and analysis , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[11]  A. Chandrakasan,et al.  Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[12]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.