A 3.3V to 3.19V low-dropout regulator with frequency compensation strategy without trimming
暂无分享,去创建一个
[1] K. Leung,et al. A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .
[2] K. Sakui,et al. A CMOS bandgap reference circuit with sub-1-V operation , 1999 .
[3] G.A. Rincon-Mora,et al. Active capacitor multiplier in Miller-compensated circuits , 2000, IEEE Journal of Solid-State Circuits.
[4] G. Palumbo,et al. An optimized compensation strategy for two-stage CMOS op amps , 1995 .
[5] Ka Nang Leung,et al. A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .
[6] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[7] Gabriel A. Rincon-Mora,et al. A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.
[8] Ka Nang Leung,et al. A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.
[9] K. Leung,et al. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.
[10] C. Fiocchi,et al. Curvature compensated BiCMOS bandgap with 1 V supply voltage , 2001, Proceedings of the 26th European Solid-State Circuits Conference.