Strained ${\rm n}$-MOSFET With Embedded Source/Drain Stressors and Strain-Transfer Structure (STS) for Enhanced Transistor Performance

A novel-channel MOS transistor with a silicon-germanium (SiGe) heterostructure embedded beneath the channel and silicon-carbon source/drain (Si:C S/D) stressors was demonstrated. The additional SiGe structure couples additional strain from the S/D stressors to the overlying Si channel, leading to enhanced strain effects in the channel region. We termed the SiGe region a strain-transfer structure due to its role in enhancing the transfer of strain from lattice-mismatched S/D stressors to the channel region. Numerical simulations were performed using the finite-element method to explain the strain-transfer mechanism. A significant drive current IDSAT improvement of 40% was achieved over the unstrained control devices, which is predominantly due to the strain-induced mobility enhancement. In addition, the impact of scaling the device design parameters on transistor drive current performance was investigated. Guidelines on further performance optimization in such a new device structure are provided.

[1]  Y. Yeo,et al.  Substrate-strained silicon technology: process integration [CMOS technology] , 2003, IEEE International Electron Devices Meeting 2003.

[2]  D. Greenlaw,et al.  Integration and optimization of embedded-sige, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[3]  P. Oldiges,et al.  Challenges and Opportunities for High Performance 32 nm CMOS Technology , 2006, 2006 International Electron Devices Meeting.

[4]  M. Silberstein,et al.  A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[5]  C.C. Chen,et al.  Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[6]  Yee-Chia Yeo,et al.  Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions , 2006, 2006 International SiGe Technology and Device Meeting.

[7]  D. T. Grider,et al.  35% drive current improvement from recessed-SiGe drain extensions on 37 nm gate length PMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[8]  J. Wortman,et al.  Young's Modulus, Shear Modulus, and Poisson's Ratio in Silicon and Germanium , 1965 .

[9]  M. Gerhardt,et al.  Multiple Stress Memorization In Advanced SOI CMOS Technologies , 2007, 2007 IEEE Symposium on VLSI Technology.

[10]  Kah-Wee Ang,et al.  Enhanced Strain Effects in 25-nm Gate-Length Thin-Body nMOSFETs With Silicon–Carbon Source/Drain and Tensile-Stress Liner , 2007, IEEE Electron Device Letters.

[11]  Yee-Chia Yeo,et al.  Finite-element study of strain distribution in transistor with silicon–germanium source and drain regions , 2005 .

[12]  Y. Yeo,et al.  Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[13]  John D. Cressler,et al.  A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology , 1999 .

[14]  A. Grill,et al.  Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[15]  C. Wann,et al.  Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure , 2006, 2006 International Electron Devices Meeting.

[16]  M. Belyansky,et al.  Stress Proximity Technique for Performance Improvement with Dual Stress Liner at 45nm Technology and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[17]  Y. Yeo,et al.  Process-strained Si (PSS) CMOS technology featuring 3D strain engineering , 2003, IEEE International Electron Devices Meeting 2003.

[18]  Y. Yeo,et al.  Strained n-Channel Transistors With Silicon Source and Drain Regions and Embedded Silicon/Germanium as Strain-Transfer Structure , 2007, IEEE Electron Device Letters.

[19]  M. Ieong,et al.  Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.