Analysis of on-chip spiral inductors using the distributed capacitance model
暂无分享,去创建一个
[1] H. Greenhouse,et al. Design of Planar Rectangular Microelectronic Inductors , 1974 .
[2] T. Lee,et al. A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .
[3] Ali Hajimiri,et al. A general theory of phase noise in electrical oscillators , 1998 .
[4] B. Razavi. A General Theory of Phase Noise in Electrical Oscillators , 2003 .
[5] Stephen P. Boyd,et al. Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.
[6] Rinaldo Castello,et al. Measurement and modeling of Si integrated inductors , 1998, IEEE Trans. Instrum. Meas..
[7] M. Steyaert,et al. An analytical model of planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.
[8] Shen-Iuan Liu,et al. Miniature 3-D inductors in standard CMOS process , 2002, IEEE J. Solid State Circuits.
[9] S. Decoutere,et al. Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors , 2002 .
[10] Behzad Razavi,et al. Stacked inductors and transformers in CMOS technology , 2001 .
[11] W. C. Finley,et al. High Q inductors for wireless applications in a complementary silicon bipolar process , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[12] T.H. Lee,et al. A physical model for planar spiral inductors on silicon , 1996, International Electron Devices Meeting. Technical Digest.