Transistor Realization of Reversible TSG Gate and Reversible Adder Architectures
暂无分享,去创建一个
[1] T. Toffoli,et al. Conservative logic , 2002, Collision-Based Computing.
[2] Parag K. Lala,et al. CMOS realization of online testable reversible logic gates , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[3] Edwin Hsing-Mean Sha,et al. A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Hamid R. Arabnia,et al. Reduced Area Low Power High Throughput BCD Adders for IEEE 754r Format , 2006, ArXiv.
[5] Tommaso Toffoli,et al. Reversible Computing , 1980, ICALP.
[6] Rolf Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[7] Parag K. Lala,et al. Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.
[8] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[9] Himanshu Thapliyal,et al. A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits , 2006, ArXiv.
[10] Himanshu Thapliyal,et al. Novel Reversible `TSG' Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU , 2005, 2005 5th International Conference on Information Communications & Signal Processing.
[11] Michael P. Frank,et al. Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.
[12] Israel A. Wagner,et al. Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[13] Himanshu Thapliyal,et al. A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.
[14] Yuke Wang,et al. New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).