A dynamic-time-warp integrated circuit for a 1000-word speech recognition system

The design of a custom MOS-LSI chip capable of performing the pattern matching portion of a 1000-word speech recognition algorithm in real time is reported. The chip implements a dynamic-time-warp algorithm. The chip is part of a single-board speech recognition system that performs spectral analysis, dictionary storage and management, and speech recognition for both isolated and connected word applications of up to 1000 words. Speech recognition algorithms are normally refined to work well on general-purpose machines without the influence of future special-purpose hardware implementation. With general-purpose machines, chip implementation issues such as bit widths and parallelism cannot be utilized so they are ignored in favor of increasing algorithmic complexity by techniques such as pruning. If developed together, the chip architecture and algorithm can be refined to fully use parallelism and increasing throughput, while retaining efficient silicon area utilization. The resulting special-purpose architecture is sufficiently general that connected speech can be recognized without a speed penalty.

[1]  Robert W. Brodersen,et al.  An integrated-circuit-based speech recognition system , 1986, IEEE Trans. Acoust. Speech Signal Process..

[2]  S. Pope,et al.  Computer generation of digital filter banks , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  G. White,et al.  Speech recognition experiments with linear predication, bandpass filtering, and dynamic programming , 1976 .

[4]  Steven L. Garverick,et al.  A wafer scale integration systolic processor for connected word recognition , 1984, ICASSP.

[5]  Bryan D. Ackland,et al.  Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing Array , 1983, IEEE Transactions on Computers.

[6]  Jan M. Rabaey,et al.  An Integrated Automated Layout Generation System for DSP Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  B. Atal,et al.  Speech analysis and synthesis by linear prediction of the speech wave. , 1971, The Journal of the Acoustical Society of America.

[8]  S. Magar,et al.  A microcomputer with digital signal processing capability , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Aaron E. Rosenberg,et al.  Performance tradeoffs in dynamic time warping algorithms for isolated word recognition , 1980 .

[10]  Jean-Luc Gauvain,et al.  Evaluation of time compression for connected word recognition , 1984, ICASSP.

[11]  S. Chiba,et al.  Dynamic programming algorithm optimization for spoken word recognition , 1978 .

[12]  S. S. Ali,et al.  The DTWP: An LPC-based dynamic time-warping processor for isolated word recognition , 1984, AT&T Bell Lab. Tech. J..

[13]  F. Itakura,et al.  Minimum prediction residual principle applied to speech recognition , 1975 .

[14]  Robert W. Brodersen,et al.  Computer Generation of Digital Filter Banks , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Robert W. Brodersen,et al.  A dynamic time warp IC for a one thousand word recognition system , 1984, ICASSP.