A low cost BIST methodology and associated novel test pattern generator

The area overhead and performance degradation associated with the hardware used to make a circuit testable using the conventional BILBO methodology can often be excessive. This paper presents a new BILBO-oriented methodology, called Built-In test for Balanced Structure (BIBS), that significantly reduces the number of BILBO registers used in creating a testable circuit, and thus decreases the area overhead and performance degradation. The concept of k-step functionally testable circuits is introduced. When the BIBS methodology is employed, circuits under test are guaranteed to be 1-step functionally testable and thus a high fault coverage can be achieved. A novel test pattern generator design to achieve 1-step functional testability for the BIBS TDM is presented.<<ETX>>

[1]  Vishwani D. Agrawal,et al.  ESTIMATING THE QUALITY OF MANUFACTURED DIGITAL SEQUENTIAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[2]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[3]  Melvin A. Breuer,et al.  BALLAST: a methodology for partial scan design , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Magdy S. Abadir,et al.  PARTITIONING HIERARCHICAL DESIGNS FOR TESTABILITY , 1991, 1991, Proceedings. International Test Conference.

[5]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[6]  Andrzej Krasniewski,et al.  Automatic Design of Exhaustively Self-Testing Chips with Bilbo Modules , 1985, ITC.

[7]  Sandeep K. Gupta,et al.  BIST test pattern generators for stuck-open and delay testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.