A low cost BIST methodology and associated novel test pattern generator
暂无分享,去创建一个
[1] Vishwani D. Agrawal,et al. ESTIMATING THE QUALITY OF MANUFACTURED DIGITAL SEQUENTIAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.
[2] Magdy Abadir,et al. A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.
[3] Melvin A. Breuer,et al. BALLAST: a methodology for partial scan design , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[4] Magdy S. Abadir,et al. PARTITIONING HIERARCHICAL DESIGNS FOR TESTABILITY , 1991, 1991, Proceedings. International Test Conference.
[5] B. Koenemann,et al. Built-in logic block observation techniques , 1979 .
[6] Andrzej Krasniewski,et al. Automatic Design of Exhaustively Self-Testing Chips with Bilbo Modules , 1985, ITC.
[7] Sandeep K. Gupta,et al. BIST test pattern generators for stuck-open and delay testing , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.