Impact of the memory interface structure in the memory-processor integrated architecture for computer vision

Abstract The memory-based processor array (MPA) was previously designed as an effective memory-processor integrated architecture. The MPA can be easily attached into any host system via memory interface. In this paper, the impact of the memory interface structure is analytically analyzed for computer vision tasks. An analytical model is constructed to describe the characteristics of the memory interface structure. Performance improvement for the memory interface model of the MPA system can be 6–40% for vision tasks consisting of sequential and data parallel tasks. Mapping algorithms to implement convolution and connected component labeling on the MPA are also presented. The asymptotic time complexities of the algorithms are evaluated to verify the cost-effectiveness and the efficiency of the MPA system.

[1]  Jorge L. C. Sanz,et al.  SIMD architectures and algorithms for image processing and computer vision , 1989, IEEE Trans. Acoust. Speech Signal Process..

[2]  Maya Gokhale,et al.  Processing in Memory: The Terasys Massively Parallel PIM Array , 1995, Computer.

[3]  John R. Nickolls,et al.  The design of the MasPar MP-1: a cost effective massively parallel computer , 1990, Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage.

[4]  Hiroyuki Kawai,et al.  A 10 Mb frame buffer memory with Z-compare and A-blend units , 1995, IEEE J. Solid State Circuits.

[5]  Jukka Helin,et al.  Performance analysis of the CM-2, a massively parallel SIMD computer , 1992, ICS '92.

[6]  Robert A. Scholtz,et al.  Performance Analysis of , 1998 .

[7]  Kunle Olukotun,et al.  The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[8]  Tack-Don Han,et al.  An effective memory-processor integrated architecture for computer vision , 1997, Proceedings of the 1997 International Conference on Parallel Processing (Cat. No.97TB100162).

[9]  Rod A. Fatoohi,et al.  Performance analysis of four SIMD machines , 1993, ICS '93.

[10]  Fong Pong,et al.  Missing the Memory Wall: The Case for Processor/Memory Integration , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[11]  Duncan G. Elliott,et al.  Computational Ram: A Memory-simd Hybrid And Its Application To Dsp , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[12]  Kunle Olukotun,et al.  A Single Chip Multiprocessor Integrated with DRAM , 1997 .

[13]  Jake K. Aggarwal,et al.  A Sliding Memory Plane Array Processor , 1993, IEEE Trans. Parallel Distributed Syst..

[14]  Emanuele Trucco,et al.  Computer and Robot Vision , 1995 .

[15]  N. Otsu.  A threshold selection method from gray level histograms , 1979 .

[16]  Tack-Don Han,et al.  An Adaptive Parallel Computer Vision System , 1998, Int. J. Pattern Recognit. Artif. Intell..

[17]  K. Murakami,et al.  Parallel processing RAM chip with 256 Mb DRAM and quad processors , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[18]  George Karypis,et al.  Introduction to Parallel Computing , 1994 .

[19]  Dragutin Petkovic,et al.  Query by Image and Video Content: The QBIC System , 1995, Computer.

[20]  Tack-Don Han,et al.  Mapping of neural networks onto the memory-processor integrated architecture , 1998, Neural Networks.

[21]  Linda G. Shapiro,et al.  Computer and Robot Vision , 1991 .

[22]  K. Yelick,et al.  Intelligent RAM (IRAM): chips that remember and compute , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[23]  Viktor K. Prasanna,et al.  Parallel Architectures and Algorithms for Image Component Labeling , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[24]  Janak H. Patel,et al.  NETRA: A Hierarchical and Partitionable Architecture for Computer Vision Systems , 1993, IEEE Trans. Parallel Distributed Syst..

[25]  Azriel Rosenfeld,et al.  Image processing on MPP: 1 , 1982, Pattern Recognit..

[26]  L. W. Tucker,et al.  Architecture and applications of the Connection Machine , 1988, Computer.

[27]  Jorge L. C. Sanz,et al.  Algorithms for Image Component Labeling on SIMD Mesh-Connected Computers , 1987, IEEE Trans. Computers.