A real-time RTL engineering-change method supporting on-line debugging for logic-emulation applications

In recent years, logic emulation has been widely usedas a key design verification methodology in many complex CPU, telecom, and multimedia design projects. When using logic emulation for design verification, designers often need toperform engineering changes as a result of design debugging of a design specificationmodification. One of the essential issues to engineeringchanges is the turn-around time. Ideally, after designers modify their designs, they resume their debugging and verification tasks immediately. However, converting a design from its Register-Transfer-Level (RTL) description to a target emulator is a time-consuming procedure which may take hours. Such long engineering-change turn-around times are unacceptable by the designers. In this paper, we present a real-time RTLengineering-change method supporting on-line debuggingfor logic-emulation applications. We propose a novel design method which is able to link design data generated at different design stages in a unified way. Using thismethod, the users can immediately locate the portion ofthe circuit design affected by the design modification fromits RTL specification. This feature provides users with afast time-to-debug environment by significantly improving the efficiency of the engineering-change process. We have developed aprototype system Quick ECO supporting interactive on-line RTL engineering changes. Experimental results on a number of industrial designs are reported to demonstrate the effectiveness of the proposed method.

[1]  James Gateley.  UltraSPARC™ -I Emulation , 1995, DAC 1995.

[2]  Gary Peterson,et al.  UltraSPARC-I , 1995, DAC '95.

[3]  Daniel D. Gajski,et al.  An efficient multi-view design model for real-time interactive synthesis , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[4]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[5]  M. Butts.  Future directions of dynamically reprogrammable systems , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[6]  Martine D. F. Schlag,et al.  BORG: A RECONFIGURABLE PROTOTYPING BOARD USING FIELD-PROGRAMMABLE GATE ARRAYS , 1991 .

[7]  D. E. Van den Bout,et al.  The AnyBoard: programming and enhancements , 1993 .

[8]  Paula M. Ferguson,et al.  Motif Reference Manual B: for OSF/Motif Release 1.2 , 1993 .

[9]  Michael Miller,et al.  Emulation verification of the Motorola 68060 , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[10]  Joseph Varghese,et al.  An efficient logic emulation system , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[11]  Anmol Mathur,et al.  Re-engineering of timing constrained placements for regular architectures , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[12]  STEPHEN WALTERS,et al.  Computer-aided prototyping for ASIC-based systems , 1991, IEEE Design & Test of Computers.

[13]  Wen-Jong Fang,et al.  A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations , 1996, Proceedings of International Conference on Computer Aided Design.

[14]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[15]  Daniel Gajski,et al.  An efficient multi-view design model for real-time interactive synthesis , 1992, ICCAD.