High-performance noise-tolerant circuit techniques for CMOS dynamic logic

Dynamic CMOS gates are widely exploited in high-performance designs because of their speed. However, they suffer from high noise sensitivity. The main reason for this is the sub-threshold leakage current flowing through the evaluation network. This problem becomes more and more severe with continuous scaling of the technology. A new circuit technique for increasing the noise tolerance of dynamic CMOS gates is studied. A comparison with previously reported schemes is presented. Simulations proved that, when 90 nm CMOS technology is used to realise wide fan-in gates, the proposed design technique can achieve the highest level of noise robustness. A 16 bits OR gate designed as proposed here shows a maximum unity noise gain of 675 mV, a computational delay of ∼115 ps and an energy dissipation of ∼33 fJ. Moreover, at the parity of energy-delay product (EDP), the novel approach achieves a noise robustness 10% higher than the most efficient technique existing in the literature, whereas, at the parity of noise robustness, it exhibits an EDP 33% lower.

[1]  Jae-Joon Kim,et al.  A leakage tolerant high fan-in dynamic circuit design technique , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[2]  A. Peiravi,et al.  A new leakage-tolerant design for high fan-in domino circuits , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[3]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[4]  Manoj Sachdev,et al.  A leakage tolerant energy efficient wide domino circuit technique , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[5]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[6]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[8]  Sung-Mo Kang,et al.  Skew-tolerant high-speed (STHS) domino logic , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  P. Corsonello,et al.  A new noise-tolerant dynamic logic circuit design , 2007, 2007 Ph.D Research in Microelectronics and Electronics Conference.

[10]  Naresh R. Shanbhag,et al.  An energy-efficient noise-tolerant dynamic circuit technique , 2000 .

[11]  F. Mendoza-Hernandez,et al.  Noise-tolerance improvement in dynamic CMOS logic circuits , 2006 .

[12]  Mohamed I. Elmasry,et al.  High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[13]  Song Wang,et al.  Invertibility and inverses of linear time-varying digital filters , 2000 .

[14]  K. Soumyanath,et al.  A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file , 2002, IEEE J. Solid State Circuits.

[15]  Yu Cao,et al.  Spice up your MOSFET modelling , 2003 .

[16]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[18]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[19]  Lei Wang,et al.  An energy-efficient leakage-tolerant dynamic circuit technique , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).