Wafer-level TSV connectivity test using ring oscillator scheme

This paper presents the wafer-lvel TSV connectivity test method using ring oscillator scheme by showing its good immunity to TSV and chip process variations, efficient use of a chip area, simplicity of the test circuitry design, and low cost from its application before expensive wafer thinning and stacking processes. The proposed method can detect a delamination failure between TSVs and back end lines on a single TSV processed wafer.

[1]  Taigon Song,et al.  PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Joungho Kim,et al.  High-frequency through-silicon Via (TSV) failure analysis , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[3]  Ding-Ming Kwai,et al.  On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.

[4]  W. Lo,et al.  Reliability tests for a three dimensional chip stacking structure with through silicon via connections and low cost , 2008, 2008 58th Electronic Components and Technology Conference.