Performance comparisons in hierarchical architectures for memory network pattern classifiers

Hierarchical memory based pattern classifiers offer advantages over conventional single-layer architectures, particularly in relation to performance/implementation costs. This letter describes and compares a range of bi-level architectures, identifying some principal design factors of significance and illustrating the flexibility of such configurations in terms of operational characteristics.