A 160-kb/s digital subscriber loop transceiver with memory compensation echo canceller

A full-duplex transceiver chip incorporating an adaptive echo canceling modem and a 2.048-Mb/s serial interface is described. The device provides a full-duplex communication link at 160 or 80 kb/s on up to 4 or 5 km, respectively, of 0.5-mm twisted-pair cable. Full integration is achieved through the use of RAM-based sign-algorithm echo-cancellation, biphase line code, a fixed switched-capacitor equalizer, and a digital phase locked loop. The authors emphasize system design considerations and a chip architecture minimizing power dissipation, silicon area, and off-chip components. A double poly 3-/spl mu/m CMOS technology is used to implement the 5-V 22-pin device which dissipates less than 50 mW and occupies 27.7 mm/SUP 2/.

[1]  H. Kikuchi,et al.  A burst-mode LSI equalizer with analog-digital building blocks , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Sato,et al.  A 200Kb/s burst mode transceiver with two-bridge tap equalizer , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  N. Holte,et al.  A New Digital Echo Canceler for Two-Wire Subscriber Lines , 1981, IEEE Trans. Commun..

[4]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[5]  P. Gillingham,et al.  A 160kb/s full duplex digital echo canceling transceiver , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  P. van Gerwen,et al.  Digital echo cancellation for baseband data transmission , 1979 .

[7]  O. Agazzi,et al.  Large-Scale Integration of Hybrid-Method Digital Subscriber Loops , 1982, IEEE Trans. Commun..