An estimation of saturation current influenced by source and drain resistances for sub-20nm MOSFETs

In this work, we investigate the influence of source and drain resistances to saturation currents for sub-20nm MOSFETs. New device structures such as Multi-gate and FinFET have been researched in sub-20nm regime. In design of the structures, it is necessary to consider the influence of source and drain resistances. In the ITRS report, saturation current has been estimated by using an analytical program: MASTAR. Therefore, it is necessary to evaluate an accuracy of MASTAR. The saturation currents calculated by MASTAR are compared with results of circuit simulations considering the source and drain resistances. The difference between MASTAR and circuit simulations increases from 4.23% to 5.97% as the gate lengths are scaled down to 18nm. Our results indicate that MASTAR overestimates the reduction of drain saturation currents due to the source and drain resistances.

[1]  P. Oldiges,et al.  Challenges and Opportunities for High Performance 32 nm CMOS Technology , 2006, 2006 International Electron Devices Meeting.

[2]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[3]  S. Narasimha,et al.  An integrated methodology for accurate extraction of S/D series resistance components in nanoscale MOSFETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  J. Duster,et al.  An accurate semi-empirical saturation drain current model for LDD n-MOSFET , 1996, IEEE Electron Device Letters.

[5]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[6]  Norman G. Einspruch,et al.  Advanced MOS device physics , 1989 .

[7]  P. Cochat,et al.  Et al , 2008, Archives de pediatrie : organe officiel de la Societe francaise de pediatrie.