Radiation-Hardened CMOS Negative Voltage Reference for Aerospace Application

Voltage reference is the key module in analog and mixed-signal integrated circuits. This paper presents a radiation-hardened CMOS negative voltage reference for aerospace electronics. To improve the antiradiation performance, in the circuit design, the input pair of the operational amplifier is replaced from pMOS to nMOS. An extra unity-gain amplification stage is added and the compensation network is optimized. Besides, the start-up circuit is redesigned. In the layout design, the annular-gate structure is adopted to eliminate electric leakage, while the layout technique against single-event latch-up is also used. The prototype of the proposed circuit is fabricated using a bulk CMOS 0.6-<inline-formula> <tex-math notation="LaTeX">$\mu \text{m}$ </tex-math></inline-formula> process with a <inline-formula> <tex-math notation="LaTeX">$547\,\, \mu \text {m} \times 618\,\, \mu \text {m}$ </tex-math></inline-formula> chip area. By using the proposed circuit and layout optimizations, the measured temperature coefficient of reference is reduced to 13 ppm/°C and the output voltage drift is below 1.2% after 300-krad(Si) total ionizing dose. The measured single-event latch-up threshold is above 94.6 MeVcm<sup>2</sup>/mg.

[1]  Y. Deval,et al.  Radiation-Hardened Low-Level Offset Operational Amplifiers , 2014, IEEE Transactions on Nuclear Science.

[2]  Yunfei En,et al.  Total-Ionizing-Dose Induced Coupling Effect in the 130-nm PDSOI I/O nMOSFETs , 2014, IEEE Electron Device Letters.

[3]  Ari Virtanen,et al.  Single Event Transients and Pulse Quenching Effects in Bandgap Reference Topologies for Space Applications , 2016, IEEE Transactions on Nuclear Science.

[4]  Paul Leroux,et al.  A 4.5 MGy TID-Tolerant CMOS Bandgap Reference Circuit Using a Dynamic Base Leakage Compensation Technique , 2013, IEEE Transactions on Nuclear Science.

[5]  Yasuo Arai,et al.  Analysis of Effective Gate Length Modulation by X-Ray Irradiation for Fully Depleted SOI p-MOSFETs , 2015, IEEE Transactions on Electron Devices.

[6]  S. K. Manhas,et al.  Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study , 2012, IEEE Transactions on Electron Devices.

[7]  Y. Deval,et al.  Radiation-Hardening Technique for Voltage Reference Circuit in a Standard 130 nm CMOS Technology , 2014, IEEE Transactions on Nuclear Science.

[8]  Marcelo Lubaszewski,et al.  Impact of TID-induced threshold deviations in analog building-blocks of operational amplifiers , 2012, 2012 13th Latin American Test Workshop (LATW).

[9]  V. Lecoeuche,et al.  Radiation Hardened Architecture of a Single-Ended Raman-Based Distributed Temperature Sensor , 2017, IEEE Transactions on Nuclear Science.

[10]  B. M. McCue,et al.  A Wide Temperature, Radiation Tolerant, CMOS-Compatible Precision Voltage Referencefor Extreme Radiation Environment Instrumentation Systems , 2013, IEEE Transactions on Nuclear Science.

[11]  Shichang Zou,et al.  Analysis of Single-Event Effects in a Radiation-Hardened Low-Jitter PLL Under Heavy Ion and Pulsed Laser Irradiation , 2017, IEEE Transactions on Nuclear Science.

[12]  Yi Ren,et al.  An RHBD Bandgap Reference Utilizing Single Event Transient Isolation Technique , 2016, IEEE Transactions on Nuclear Science.

[13]  E. E. King,et al.  Reliability enhancement in high-performance MOSFETs by annular transistor design , 2004, IEEE Transactions on Nuclear Science.

[14]  David C. Harms,et al.  A Total Ionizing Dose Dataset for Vertical NPN Transistors , 2014, 2014 IEEE Radiation Effects Data Workshop (REDW).

[15]  Yang-Kyu Choi,et al.  Local Electro-Thermal Annealing for Repair of Total Ionizing Dose-Induced Damage in Gate-All-Around MOSFETs , 2016, IEEE Electron Device Letters.

[16]  Alexander Fish,et al.  A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Laleh Najafizadeh,et al.  Single-Event Transient and Total Dose Response of Precision Voltage Reference Circuits Designed in a 90-nm SiGe BiCMOS Technology , 2014, IEEE Transactions on Nuclear Science.