NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints
暂无分享,去创建一个
Wenguang Chen | Yuan Xie | Yu Ji | Youhui Zhang | Shuangchen Li | Peng Qu | Ping Chi | Cihang Jiang | Youhui Zhang | Ping Chi | Shuangchen Li | Yuan Xie | Wenguang Chen | Yu Ji | Cihang Jiang | Peng Qu
[1] Bart L. M. Happel,et al. Design and evolution of modular neural network architectures , 1994, Neural Networks.
[2] M L Hines,et al. Neuron: A Tool for Neuroscientists , 2001, The Neuroscientist : a review journal bringing neurobiology, neurology and psychiatry.
[3] Chris Eliasmith,et al. Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems , 2004, IEEE Transactions on Neural Networks.
[4] Alejandro Linares-Barranco,et al. Test Infrastructure for Address-Event-Representation Communications , 2005, IWANN.
[5] V.P. Plagianakos,et al. Spiking neural network training using evolutionary algorithms , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..
[6] Yann LeCun,et al. The mnist database of handwritten digits , 2005 .
[7] H. Markram. The Blue Brain Project , 2006, Nature Reviews Neuroscience.
[8] Gu-Yeon Wei,et al. Process Variation Tolerant 3T1D-Based Cache Architectures , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[9] Norman P. Jouppi,et al. Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[10] René Schüffny,et al. A graph theoretical approach for a multistep mapping software for the FACETS project , 2008 .
[11] Terrence C. Stewart,et al. Python Scripting in the Nengo Simulator , 2008, Front. Neuroinform..
[12] Jung Ho Ahn,et al. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[13] Nikil D. Dutt,et al. A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors , 2009, Neural Networks.
[14] Pierre Yger,et al. PyNN: A Common Interface for Neuronal Network Simulators , 2008, Front. Neuroinform..
[15] C. Eliasmith,et al. Dynamic Behaviour of a Spiking Model of Action Selection in the Basal Ganglia Neural Structure , 2010 .
[16] Xin Jin,et al. Parallel simulation of neural networks on SpiNNaker universal neuromorphic hardware , 2010 .
[17] Liam McDaid,et al. SWAT: A Spiking Neural Network Training Algorithm for Classification Problems , 2010, IEEE Transactions on Neural Networks.
[18] Bernabé Linares-Barranco,et al. Spike-Based Convolutional Network for Real-Time Processing , 2010, 2010 20th International Conference on Pattern Recognition.
[19] Dharmendra S. Modha,et al. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[20] Ennio Mingolla,et al. From Synapses to Circuitry: Using Memristive Memory to Explore the Electronic Brain , 2011, Computer.
[21] Mikko H. Lipasti,et al. A case for neuromorphic ISAs , 2011, ASPLOS XVI.
[22] Ralph Etienne-Cummings,et al. Towards a Cortical Prosthesis: Implementing A Spike-Based HMAX Model of Visual Object Recognition in Silico , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[23] Shimeng Yu,et al. An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation , 2011, IEEE Transactions on Electron Devices.
[24] Qing Wu,et al. Hardware realization of BSB recall function using memristor crossbar arrays , 2012, DAC Design Automation Conference 2012.
[25] Sander M. Bohte,et al. Computing with Spiking Neuron Networks , 2012, Handbook of Natural Computing.
[26] Wulfram Gerstner,et al. Theory and Simulation in Neuroscience , 2012, Science.
[27] Stephen Grossberg,et al. Stereopsis and 3D surface perception by spiking neurons in laminar cortical circuits: A method for converting neural rate models into spiking models , 2012, Neural Networks.
[28] Yu Wang,et al. Memristor-based approximated computation , 2013, International Symposium on Low Power Electronics and Design (ISLPED).
[29] Jim D. Garside,et al. Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.
[30] Andrew S. Cassidy,et al. Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[31] Wei Zhang,et al. Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[32] Xiaoqin Zeng,et al. A New Supervised Learning Algorithm for Spiking Neurons , 2013, Neural Computation.
[33] Liam McDaid,et al. Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations , 2013, IEEE Transactions on Parallel and Distributed Systems.
[34] Chris Yakopcic,et al. Exploring the design space of specialized multicore neural processors , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[35] Andrew S. Cassidy,et al. Cognitive computing programming paradigm: A Corelet Language for composing networks of neurosynaptic cores , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).
[36] Luis Ceze,et al. Neural Acceleration for General-Purpose Approximate Programs , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[37] Yiran Chen,et al. BSB training scheme implementation on memristor-based circuit , 2013, 2013 IEEE Symposium on Computational Intelligence for Security and Defense Applications (CISDA).
[38] Gerard J. M. Smit,et al. Fixed latency on-chip interconnect for hardware spiking neural network architectures , 2013, Parallel Comput..
[39] Yiran Chen,et al. Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[40] Ninghui Sun,et al. DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning , 2014, ASPLOS.
[41] Deepak Khosla,et al. Spiking Deep Convolutional Neural Networks for Energy-Efficient Object Recognition , 2014, International Journal of Computer Vision.
[42] Rodrigo Alvarez-Icaza,et al. Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations , 2014, Proceedings of the IEEE.
[43] Luis Ceze,et al. General-purpose code acceleration with limited-precision analog computation , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
[44] Jia Wang,et al. DaDianNao: A Machine-Learning Supercomputer , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.
[45] Rodrigo Alvarez-Icaza,et al. A Multicast Tree Router for Multichip Neuromorphic Systems , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[46] Andrew S. Cassidy,et al. A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.
[47] Roberto Oboe,et al. Reverse-Engineer the Brain: Perspectives and Challenges , 2014 .
[48] Romain Brette,et al. Equation-oriented specification of neural models for simulations , 2013, Front. Neuroinform..
[49] Lei Zhang,et al. Neuromorphic accelerators: A comparison between neuroscience and machine-learning approaches , 2015, 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[50] Jacob Nelson,et al. SNNAP: Approximate computing on programmable SoCs via neural acceleration , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[51] Yong Zhang,et al. A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing , 2015, ACM J. Emerg. Technol. Comput. Syst..
[52] Tao Zhang,et al. NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems , 2015, IEEE Computer Architecture Letters.
[53] Bernard Brezzo,et al. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[54] Xuehai Zhou,et al. PuDianNao: A Polyvalent Machine Learning Accelerator , 2015, ASPLOS.
[55] Dong Wang,et al. Development of a neuromorphic computing system , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).
[56] Farnood Merrikh-Bayat,et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.
[57] Pritish Narayanan,et al. Deep Learning with Limited Numerical Precision , 2015, ICML.
[58] Yoshua Bengio,et al. Low precision arithmetic for deep learning , 2014, ICLR.
[59] Peter Kulchyski. and , 2015 .
[60] Andrew Zisserman,et al. Very Deep Convolutional Networks for Large-Scale Image Recognition , 2014, ICLR.
[61] Salvatore Monteleone,et al. Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).
[62] Joel Emer,et al. Eyeriss: an Energy-efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks Accessed Terms of Use , 2022 .
[63] Yoshua Bengio,et al. Neural Networks with Few Multiplications , 2015, ICLR.
[64] Tao Zhang,et al. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).
[65] M. Rasch,et al. Decentralized Multisensory Information Integration in Neural Systems , 2016, The Journal of Neuroscience.