Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies

Robust and novel devices called high-holding low-voltage trigger silicon controlled rectifiers (HH-LVTSCRs) for electrostatic discharge (ESD) protection of integrated circuits (ICs) are designed, fabricated and characterized. The S-type current-voltage (I-V) characteristics of the HH-LVTSCRs are adjustable to different operating conditions by changing the device dimensions and terminal interconnections. Comparison between complementary n- and p-type HH-LVTSCR devices shows that n-type devices perform better than p-type devices when a low holding voltage (V/sub H/) is allowed during the on-state of the ESD protection structure, but when a relatively high holding voltage is required, p-type devices perform better. Results further demonstrate that HH-LVTSCRs with a multiple-finger layout render high levels of ESD protection per unit area, applicable in the design of ICs with stringent ESD protection requirements of over 15 kV IEC.

[1]  Ming-Dou Ker.  Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology , 1998 .

[2]  Steven H. Voldman,et al.  A review of electrostatic discharge (ESD) in advanced semiconductor technology , 2004, Microelectron. Reliab..

[3]  Ming-Dou Ker,et al.  Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger , 2000 .

[4]  Steven T. Peake,et al.  Power semiconductor devices , 1995 .

[5]  Ming-Dou Ker,et al.  SCR device with dynamic holding voltage for on-chip ESD protection in a 0.25-/spl mu/m fully salicided CMOS process , 2004 .

[6]  Vladislav A. Vashchenko,et al.  Bipolar SCR ESD devices , 2005, Microelectron. Reliab..

[7]  Young-June Park,et al.  Two-dimensional device simulation program: 2DP , 1985 .

[8]  Chung-Yu Wu,et al.  A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs , 1997 .

[9]  Ann Concannon,et al.  LVTSCR structures for latch-up free ESD protection of BiCMOS RF circuits , 2003, Microelectron. Reliab..

[10]  Guido Notermans,et al.  Using an SCR as ESD protection without latch-up danger , 1997 .

[11]  J.J. Liou,et al.  Novel and robust silicon-controlled rectifier (SCR) based devices for on-chip ESD protection , 2004, IEEE Electron Device Letters.

[12]  Steven H. Voldman,et al.  A review of latchup and electrostatic discharge (ESD) in BiCMOS RF silicon germanium technologies: Part I - ESD , 2005, Microelectron. Reliab..

[13]  T. Polgreen,et al.  A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[14]  Ming-Dou Ker,et al.  SCR device with double-triggered technique for on-chip ESD protection in sub-quarter-micron silicided CMOS processes , 2003 .

[15]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[16]  Yasuyuki Morishita.  New ESD protection circuits based on PNP triggering SCR for advanced CMOS device applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[17]  J. Bernier,et al.  ESD protection techniques for high frequency integrated circuits , 1998 .

[18]  Albert Wang,et al.  On a dual-polarity on-chip electrostatic discharge protection structure , 2001 .

[19]  Steven H. Voldman.  A review of CMOS latchup and electrostatic discharge (ESD) in bipolar complimentary MOSFET (BiCMOS) Silicon Germanium technologies: Part II - Latchup , 2005, Microelectron. Reliab..