The increasingly demanding requirements of digital signal processing applications like multimedia, new generations of wireless systems, etc. led to the definition of more and more complex algorithms and systems that are to be efficiently implemented with the time to market constraint. Today, the electronic system design community is mainly concerned with defining efficient System-on-a-Chip (SoC) design methodologies in order to benefit from the high integration capabilities of current ASIC and FPGA technologies on the one hand, and manage the increasing algorithmic complexity of applications on the other hand. Rapid prototyping is considered as a key to speed up the system design. In this context, we have introduced a novel methodology that efficiently addresses both the algorithmic complexity and the high flexibility required by the various application profiles. Our methodology benefits from the emerging High-Level Synthesis (HLS) tools in a platform-based approach dedicated to the rapid prototyping of real-time systems. We show the effectiveness of this approach with the design of a DVB-DSNG compliant receiver.
[1]
John P. Elliott.
Understanding Behavioral Synthesis: A Practical Guide to High-Level Design
,
1999
.
[2]
Ebu Uer.
Digital Video Broadcasting (dvb); Framing Structure, Channel Coding and Modulation for Digital Satellite News Gathering (dsng) and Other Contribution Applications by Satellite
,
.
[3]
Daniel D. Gajski,et al.
High ― Level Synthesis: Introduction to Chip and System Design
,
1992
.
[4]
Andrew J. Viterbi,et al.
Error bounds for convolutional codes and an asymptotically optimum decoding algorithm
,
1967,
IEEE Trans. Inf. Theory.
[5]
Pierre Bricaud,et al.
Reuse methodology manual for system-on-chip designs
,
1998
.