Trans-capacitance modeling in junctionless gate-all-around nanowire FETs

In this brief, we derive an analytical model for trans-capacitances in Junctionless Nanowire Field Effect Transistors (JL NW FET). As for static operation, we show that a complete small signal capacitance network can be built upon an equivalence scheme recently pointed out between JL NW FET and its double gate counterpart for which such a model has been proposed. This approach is validated by 3D Technology Computer Aided Design simulations and bridges the gap between the nanowire junctionless device and its application in circuits.

[1]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[2]  Soo-Young Oh,et al.  Transient analysis of MOS transistors , 1980 .

[3]  S. Horiguchi,et al.  Quantum-mechanical effects on the threshold voltage of ultrathin-SOI nMOSFETs , 1993, IEEE Electron Device Letters.

[4]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[5]  Christophe Lallement,et al.  Physics-based compact model for ultra-scaled FinFETs , 2011 .

[6]  Jean-Michel Sallese,et al.  Trans-Capacitance Modeling in Junctionless Symmetric Double-Gate MOSFETs , 2013, IEEE Transactions on Electron Devices.

[7]  Jean-Pierre Colinge,et al.  Performance estimation of junctionless multigate transistors , 2010 .

[8]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[9]  Jean-Pierre Colinge,et al.  Improvement of carrier ballisticity in junctionless nanowire transistors , 2011 .

[10]  Christophe Lallement,et al.  A Common Core Model for Junctionless Nanowires and Symmetric Double-Gate FETs , 2013, IEEE Transactions on Electron Devices.

[11]  Sung-Jin Choi,et al.  Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate , 2013, IEEE Transactions on Electron Devices.

[12]  Jean-Michel Sallese,et al.  Modeling Asymmetric Operation in Double-Gate Junctionless FETs by Means of Symmetric Devices , 2014, IEEE Transactions on Electron Devices.

[13]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[14]  F. Jazaeri,et al.  Modeling and Design Space of Junctionless Symmetric DG MOSFETs With Long Channel , 2013, IEEE Transactions on Electron Devices.

[15]  D. Bouvet,et al.  Transient Off-Current in Junctionless FETs , 2013, IEEE Transactions on Electron Devices.

[16]  Jean-Michel Sallese,et al.  Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime , 2013 .

[17]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[18]  B. McCarthy,et al.  SOI gated resistor: CMOS without junctions , 2009, 2009 IEEE International SOI Conference.

[19]  Daniela Munteanu,et al.  Quantum short-channel compact modeling of drain-current in double-gate MOSFET , 2005 .

[20]  D. Munteanu,et al.  Quantum short-channel compact modeling of drain-current in double-gate MOSFET , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..