Energy Recovery and Logical Reversibility in Adiabatic CMOS Multiplier
暂无分享,去创建一个
[1] P. D. Tougaw,et al. A device architecture for computing with quantum dots , 1997, Proc. IEEE.
[2] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[3] V. I. Starosel'skii. Adiabatic Logic Circuits: A Review , 2001 .
[4] K. A. Valiev,et al. A model and properties of a thermodynamically reversible logic gate , 2000 .
[5] Israel Koren. Computer arithmetic algorithms , 1993 .
[6] Yuhui Lu,et al. Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling , 2006, Nanotechnology.
[7] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[8] E. Lutz,et al. Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.
[9] Ismo Hänninen,et al. Irreversible bit erasures in binary multipliers , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).