A low-power scan-path architecture

In this paper, we propose a scan cell architecture that decreases power consumption and the total consumed energy. In the method, which is based on data compression, the test vector (TV) set is divided into two repeated and unrepeated partitions. The repeated part, which is common among some of the TVs, is not changed during the new scan path where the new TV will be filled. Therefore, every time that a new TV is applied to the circuit, only the cells of the scan-path which are not repeated are altered and other cells retain their values. As a result, the TV is applied to the CUT in a fewer number of clock cycles. In addition, the values of some scan cells remain unchanged leading to a lower switching activity in the scan-path during test mode. Besides, by latching the inputs of the CUT, the proposed scan chain architecture avoids transitioning of TVs into the circuit inputs at the time of shifting. This also saves system power during the test mode. Our architecture has been applied to ISCAS89 circuits. Simulation results reveal up to 66% reduction in the test power consumption when compared to the conventional scan-path architecture.

[1]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[2]  Y. Zorian,et al.  Power-/Energy Efficient BIST Schemes for Processor Data Paths , 2000, IEEE Des. Test Comput..

[3]  Fabrizio Lombardi,et al.  Data compression for system-on-chip testing using ATE , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[4]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[5]  Kaushik Roy,et al.  POWERTEST: a tool for energy conscious weighted random pattern testing , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[6]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[7]  Vishwani D. Agrawal,et al.  Power constraint scheduling of tests , 1994, Proceedings of 7th International Conference on VLSI Design.

[8]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[9]  Bashir M. Al-Hashimi,et al.  Tackling test trade-offs for BIST RTL data paths: BIST area overhead, test application time and power dissipation , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Patrick Girard,et al.  Circuit partitioning for low power BIST design with minimized peak power consumption , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[11]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[12]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[14]  S.K. Gupta,et al.  A BIST Methodology for Comprehensive Testing of RAM with Reduced Heat Dissipation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Patrick Girard,et al.  A gated clock scheme for low power scan-based BIST , 2001, Proceedings Seventh International On-Line Testing Workshop.