A Simplified Step-by-Step Decoding Algorithm for Parallel Decoding of Reed–Solomon Codes
暂无分享,去创建一个
[1] F. MacWilliams,et al. The Theory of Error-Correcting Codes , 1977 .
[2] Shuja Ahmad Abbasi. FPGA based realization of a reduced complexity high speed decoder for error correction , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.
[3] Masao Kasahara,et al. A Method for Solving Key Equation for Decoding Goppa Codes , 1975, Inf. Control..
[4] Tzonelih Hwang. Parallel decoding of binary BCH codes , 1991 .
[5] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[6] Shyue-Win Wei,et al. High-speed hardware decoder for double-error-correcting binary BCH codes , 1989 .
[7] R. Morelos-Zaragoza. The art of error correcting coding , 2002 .
[8] James L. Massey,et al. Step-by-step decoding of the Bose-Chaudhuri- Hocquenghem codes , 1965, IEEE Trans. Inf. Theory.
[9] Shyue-Win Wei,et al. High-speed decoder of Reed-Solomon codes , 1993, IEEE Trans. Commun..
[10] Shyue-Win Wei,et al. Step-by-step decoding algorithm for Reed-Solomon codes , 2000 .
[11] Elwyn R. Berlekamp,et al. On decoding binary Bose-Chadhuri- Hocquenghem codes , 1965, IEEE Trans. Inf. Theory.