Control generation in the design of processor arrays

The problem of mapping algorithms onto regular arrays has received great attention in the past. Results are available on the mapping of regular algorithms onto systolic or wavefront arrays. On the other hand, many algorithms that can be implemented on parallel architectures are not completely regular but are composed of a set of regular subalgorithms. Recently, a class of configurable processor arrays has been proposed that allows the efficient implementation of piecewise regular algorithms. In contrary to pure systolic of wavefront arrays they are distinguished by a dynamic configuration structure. The known trajectories, however, cannot be applied to the design of configurable processor arrays because the functions of the procesing elements and the interconnection structure are time- and space-dependent. In this paper, a systematic procedure is introduced that allows the efficient design of configurable processor arrays including the specification of the processing elements and the generation of control signals. Control signals are propagated through the processor array. The proposed design trajectory can be used for the design of regular arrays or configurable arrays.

[1]  José A. B. Fortes,et al.  A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.

[2]  Uwe Schwiegelshohn,et al.  A Systolic Array for Cyclic-by-Rows Jacobi Algorithms , 1987, J. Parallel Distributed Comput..

[3]  K. Mani Chandy.  Parallel program design , 1989 .

[4]  H. T. Kung,et al.  A highly configurable architecture for systolic arrays of powerful processors , 1990 .

[5]  Paul M. Chau,et al.  Vlsi Signal Processing II , 1986 .

[6]  H. T. Kung,et al.  Direct VLSI Implementation of Combinatorial Algorithms , 1979 .

[7]  Jenq-Neng Hwang,et al.  Parallel algorithms/architectures for neural networks , 1989, J. VLSI Signal Process..

[8]  Sun-Yuan Kung.  Application-specific array processors , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[9]  Dan I. Moldovan,et al.  Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays , 1986, IEEE Transactions on Computers.

[10]  Lothar Thiele,et al.  On the hierarchical design of VLSI processor arrays , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[11]  L. Thiele.  Computational arrays for cyclic-by-rows Jacobi-algorithms , 1989 .

[12]  Patrice Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA '84.

[13]  H. T. Kung.  Let's Design Algorithms for VLSI Systems , 1979 .

[14]  J. Annevelink,et al.  HIFI: a functional design system for VLSI processing arrays , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[15]  Lawrence Snyder,et al.  Introduction to the configurable, highly parallel computer , 1982, Computer.

[16]  H. Nelis,et al.  Automatic Design And Partitioning Of VLSI Systolic/Wavefront Arrays , 1987, Optics & Photonics.

[17]  Uwe Schwiegelshohn,et al.  A Systolic Array for the Assignment Problem , 1988, IEEE Trans. Computers.

[18]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[19]  P. Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA 1984.

[20]  Lothar Thiele,et al.  On the design of piecewise regular processor arrays , 1989, IEEE International Symposium on Circuits and Systems,.

[21]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[22]  Insup Lee,et al.  Synthesizing Minimum Total Expansion Topologies for Reconfigurable Interconnection Networks , 1989, J. Parallel Distributed Comput..

[23]  Andrew B. Whinston,et al.  A Model for an Intelligent Operating System for Executing Image Understanding Tasks on a Reconfigurable Parallel Architecture , 1985, J. Parallel Distributed Comput..

[24]  U. Schwiegelshohn,et al.  One- and two-dimensional systolic arrays for least-squares problems , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[25]  Y. Wong,et al.  Broadcast removal in systolic algorithms , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[26]  Ed F. Deprettere,et al.  Systolic array implementation of nested loop programs , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[27]  Yves Robert,et al.  Spacetime-minimal systolic arrays for Gaussian elimination and the algebraic path problem , 1990, Parallel Comput..

[28]  Patrice Frison,et al.  MICSMACS: a VLSI programmable systolic architecture , 1990 .

[29]  P. L. Juliff,et al.  Program design , 1986 .

[30]  Uwe Schwiegelshohn,et al.  Linear Systolic Arrays for Matrix Comutations , 1989, J. Parallel Distributed Comput..

[31]  Manfred Kunde,et al.  The instruction systolic array and its relation to other models of parallel computers , 1988, Parallel Comput..

[32]  Lothar Thiele,et al.  Design of configurable processor arrays , 1990, IEEE International Symposium on Circuits and Systems.

[33]  Laurence A. Wolsey,et al.  Integer and Combinatorial Optimization , 1988 .

[34]  Sanjay V. Rajopadhye,et al.  Systolic Array Synthesis by Static Analysis of Program Dependencies , 1987, PARLE.

[35]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[36]  Isaac D. Scherson,et al.  A Reconfigurable Fully Parallel Associative Processor , 1989, J. Parallel Distributed Comput..