Qualifying Relative Timing Constraints for Asynchronous Circuits

Relative Timing uses path based timing constraints to guarantee that a circuit conforms to its behavioral specification. Timing constraints are used to order signal transitions or events in a circuit through corresponding minimum and maximum delay timing constraints. A circuit may have multiple sets of constraints, each of which, when satisfied, can individually ensure functional correctness. This paper presents a framework to evaluate and rank relative timing constraint sets for a given circuit. The constraint sets are evaluated on the basis of robustness of the constraints and conflicts between constraints in the same set. The analysis is automated by building a tool. The paper applies the methodology and tool to optimize the extraction of relative timing constraints for delay insensitive timing models of asynchronous circuits. This is demonstrated using a burst-mode controller. The optimization leads to an average tool runtime reduction of 94%.

[1]  Peter A. Beerel,et al.  A Designer's Guide to Asynchronous VLSI , 2010 .

[2]  Kenneth S. Stevens,et al.  Design of low energy, high performance synchronous and asynchronous 64-point FFT , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Ran Ginosar,et al.  An asynchronous instruction length decoder , 2001, IEEE J. Solid State Circuits.

[4]  Peter A. Beerel,et al.  Relative timing based verification of timed circuits and systems , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[5]  K.S. Stevens,et al.  Relative timing [asynchronous design] , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Sharad Malik.  Analysis of cyclic combinational circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Yang Xu,et al.  Characterization of Asynchronous Templates for Integration into Clocked CAD Flows , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[8]  Ran Ginosar,et al.  Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[9]  Jehoshua Bruck,et al.  Timing Analysis of Cyclic Combinational Circuits * , 2022 .

[10]  Yang Xu,et al.  Automatic synthesis of computation interference constraints for relative timing verification , 2009, 2009 IEEE International Conference on Computer Design.

[11]  Weitong Chuang,et al.  Delay and area optimization for discrete gate sizes under double-sided timing constraints , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[12]  Kenneth S. Stevens,et al.  Path Based Timing Validation for Timed Asynchronous Design , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).

[13]  Kenneth S. Stevens,et al.  Burst-mode asynchronous controller implementation on FPG using relative timing , 2014, 2014 IX Southern Conference on Programmable Logic (SPL).

[14]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .