The Design ofAn Asynchronous Communications Chip
暂无分享,去创建一个
[1] David L. Dill,et al. Exact two-level minimization of hazard-free logic with multiple-input changes , 1992, ICCAD.
[2] Kenneth S. Stevens,et al. Automatic Synthesis of Fast Compact Self-Timed Control Circuits , 1993 .
[3] David L. Dill,et al. Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[4] David L. Dill,et al. Automatic synthesis of locally-clocked asynchronous state machines , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[5] Stephen H. Unger,et al. Asynchronous sequential switching circuits , 1969 .
[6] Thomas J. Chaney,et al. Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.
[7] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[8] Luciano Lavagno,et al. Algorithms for Synthesis and Testing of Asynchronous Circuits , 1993 .
[9] Giovanni De Micheli,et al. Algorithms for technology mapping based on binary decision diagrams and on Boolean operations , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Nripendra N. Biswas,et al. Minimization of Boolean Functions , 1971, IEEE Transactions on Computers.
[11] Kenneth Y. Yun,et al. Practical asynchronous controller design , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[12] Giovanni De Micheli,et al. Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs , 1993, 30th ACM/IEEE Design Automation Conference.