Power-efficient compensation circuit for fixed-width multipliers

A fixed-width multiplier receives two n-bit operands and generates an approximate n-bit product as the output. It truncates part of the partial products and employs an appropriate error compensation circuit in order to reduce the approximation error. In this study, a new error compensation circuit for the fixed-width multiplier has been proposed which utilises the correction vector (CV) and modified minor CV. The proposed error compensation circuit is capable of minimising both the mean error and the mean-square error. Post-synthesis results for 16-bit of fixed-width multiplier demonstrate that the proposed circuit has 3.50, 39.24, 42.91 and 44.91% reduced delay, area, power consumption and power–delay product when compared with the existing design reported in the literature.

[1]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[2]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Chih-Chyau Yang,et al.  Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  I-Chyn Wey,et al.  Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Davide De Caro,et al.  Design of Fixed-Width Multipliers With Linear Compensation Function , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[7]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[8]  I-Chyn Wey,et al.  Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Kiamal Pekmestzi,et al.  Multiplexer-based array multipliers , 1999 .

[10]  Davide De Caro,et al.  Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Tsin-Yuan Chang,et al.  A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Yuan-Ho Chen.  An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Davide De Caro,et al.  Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[15]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[16]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .