Software-hardware-cooperated built-in self-test scheme for channel-based DRAMs

Dynamic random access memory (DRAM) is one key component in modern electronic systems. In this paper, we propose a software-hardware-cooperated built-in self-test (SHC-BIST) scheme for the channel-based DRAMs. The testing of DRAMs consists of two major phases: DRAM initialization and DRAM array testing. Typically, the DRAM initialization process is short and executed in the beginning of the DRAM array testing. Thus, it is inefficient to realize it using the dedicated BIST hardware. On the other hand, it is not time efficient if we use the processor (software) to execute the DRAM array testing. Therefore, the SHC-BIST scheme uses a programmable BIST circuit to execute the DRAM array testing and takes advantage of the processor to execute the DRAM initialization and control the programmable BIST circuit such that the test time and hardware cost can be minimized. We verify the SHC-BIST scheme using a system with a LEON3 processor and a multi-channel DRAM.

[1]  Hsien-Hsin S. Lee,et al.  Test Challenges for 3D Integrated Circuits , 2009, IEEE Design & Test of Computers.

[2]  Sandeep K. Gupta,et al.  A methodology for transforming memory tests for in-system testing of direct mapped cache tags , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[3]  Jung Ho Ahn,et al.  Near-DRAM Acceleration with Single-ISA Heterogeneous Processing in Standard Memory Modules , 2016, IEEE Micro.

[4]  Ding-Ming Kwai,et al.  A hybrid built-in self-test scheme for DRAMs , 2015, VLSI Design, Automation and Test(VLSI-DAT).

[5]  Chung-Fu Lin,et al.  Single-instruction based programmable memory BIST for testing embedded DRAM , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[6]  Xiaogang Du,et al.  A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops , 2006, 2006 15th Asian Test Symposium.

[7]  Cheng-Wen Wu,et al.  Processor-programmable memory BIST for bus-connected embedded memories , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[8]  Andrea Costa,et al.  Programmable memory BIST , 2005, IEEE International Conference on Test, 2005..

[9]  J.E. Barth,et al.  A 500-MHz multi-banked compilable DRAM macro with direct write and programmable pipelining , 2004, IEEE Journal of Solid-State Circuits.

[10]  William Corbin,et al.  Advancements in at-speed array BIST: multiple improvements , 2007, 2007 IEEE International Test Conference.

[11]  Jaime Velasco-Medina,et al.  Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[12]  Y. Zhang,et al.  A programmable BIST for DRAM testing and diagnosis , 2010, 2010 IEEE International Test Conference.

[13]  Janusz Sosnowski.  In-system testing of cache memories , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[14]  Howard Leo Kalter,et al.  Processor-based built-in self-test for embedded DRAM , 1998, IEEE J. Solid State Circuits.

[15]  Toru Kobayashi,et al.  Programmable at-speed array and functional BIST for embedded DRAM LSI , 2004 .

[16]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[17]  Dimitris Gizopoulos,et al.  Software-Based Self-Test for Small Caches in Microprocessors , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Alessandro Savino,et al.  Software-Based Self-Test of Set-Associative Cache Memories , 2011, IEEE Transactions on Computers.

[19]  John E. Barth,et al.  Embedded DRAM built in self test and methodology for test insertion , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).