Separation of interface states and electron trapping for hot carrier degradation in ultra-scaled replacement metal gate n-FinFET

A fast two-point measurement methodology, applicable to nano-scale devices, is introduced to separate electron trapping (Not, e) from interface state contributions (Nit) in hot carrier (HC) induced ΔVt in n-type RMG SOI FinFETs. It is shown that Not, e component is comparable to or dominates over Nit for high-Vg (≥ Vd) hot carrier stress (HCS). The time power-law exponent for HC induced Not, e is larger than 0.2, indicating the observed Not, e is partly due to injection of hot carriers instead of purely parasitic PBTI effect caused by the cold carriers.

[1]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[2]  Jung-Suk Goo,et al.  An analytical model for hot-carrier-induced degradation of deep-submicron n-channel LDD MOSFETs , 1995 .

[3]  James H. Stathis,et al.  Reliability challenges for the 10nm node and beyond , 2014, 2014 IEEE International Electron Devices Meeting.

[4]  Miaomiao Wang,et al.  Superior PBTI Reliability for SOI FinFET Technologies and Its Physical Understanding , 2013, IEEE Electron Device Letters.

[5]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[6]  A. Bravaix,et al.  The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs , 2007, IEEE Transactions on Device and Materials Reliability.

[7]  M. Hargrove,et al.  Characterization of Fast Relaxation During BTI Stress in Conventional and Advanced CMOS Devices With $\hbox{HfO}_{2}/\hbox{TiN}$ Gate Stacks , 2008, IEEE Transactions on Electron Devices.

[8]  M. Rafik,et al.  Experimental analysis of defect nature and localization under hot-carrier and bias temperature damage in advanced CMOS nodes , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.

[9]  Naoto Horiguchi,et al.  Channel Hot Carrier Degradation Mechanism in Long/Short Channel $n$-FinFETs , 2013, IEEE Transactions on Electron Devices.

[10]  V. Huard,et al.  Hot-Carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature , 2009, 2009 IEEE International Reliability Physics Symposium.

[11]  A Kerber,et al.  A Fast Four-Point Sense Methodology for Extraction of Circuit-Relevant Degradation Parameters , 2010, IEEE Electron Device Letters.

[12]  Naoto Horiguchi,et al.  Impact of the Substrate Orientation on CHC Reliability in n-FinFETs—Separation of the Various Contributions , 2014, IEEE Transactions on Device and Materials Reliability.

[13]  B. Lherron,et al.  A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.