An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm
暂无分享,去创建一个
[1] Iain E. G. Richardson,et al. H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .
[2] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[3] Thomas Wiegand,et al. Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .
[4] Gary J. Sullivan,et al. Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..
[5] Esra Sahin,et al. An efficient H.264 intra frame coder hardware design , 2006 .
[6] Liang-Gee Chen,et al. Hardware architecture design for H.264/AVC intra frame coder , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[7] Liang-Gee Chen,et al. Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.