Case study of bandwidth management in SoC testing

The system-on-chip (SoC) designs encapsulate many disparate types of complex IP cores. Typically, the SoC test bandwidth (the total input/output scan ports at the SoC boundary) is much smaller than the total input/output scan channels of all cores. To test a SoC with limited test bandwidth, many test bandwidth management technologies are proposed in the past. In this paper, we use a case study to do comparative analysis among several commonly used technologies: (A) static hierarchical bandwidth management without channel sharing, (B) static hierarchical bandwidth management with channel sharing, (C) dynamic hierarchical bandwidth management without channel sharing, and (D) dynamic hierarchical bandwidth management with channel sharing.

[1]  Jing Wang,et al.  Test access mechanism for multiple identical cores , 2008, 2009 International Test Conference.

[2]  Sandeep Koranne.  Formulation of SOC Test Scheduling as a Network Transportation Problem , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Sudhakar M. Reddy,et al.  Core-clustering based SoC test scheduling optimization , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[4]  Janusz Rajski,et al.  Bandwidth-aware test compression logic for SoC designs , 2012, 2012 17th IEEE European Test Symposium (ETS).

[5]  Krishnendu Chakrabarty,et al.  Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Nilanjan Mukherjee,et al.  EDT bandwidth management - Practical scenarios for large SoC designs , 2013, 2013 IEEE International Test Conference (ITC).

[8]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.

[9]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Nilanjan Mukherjee,et al.  EDT Bandwidth Management in SoC Designs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Yu Huang.  EDT dynamic bandwidth management (DBM) in SoC testing , 2016, 2016 29th IEEE International System-on-Chip Conference (SOCC).

[12]  Nilanjan Mukherjee,et al.  Constraint driven pin mapping for concurrent SOC testing , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[13]  Nilanjan Mukherjee,et al.  Static pin mapping and SOC test scheduling for cores with multiple test sets , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[14]  Nilanjan Mukherjee,et al.  EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism , 2011, 2011 IEEE International Test Conference.

[15]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[16]  Xiao Liu,et al.  Case Study of Testing a SoC Design with Mixed EDT Channel Sharing and Channel Broadcasting , 2016, 2016 IEEE 25th North Atlantic Test Workshop (NATW).

[17]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[18]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[19]  Wu-Tung Cheng,et al.  A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores , 2011, 2011 IEEE International Test Conference.

[20]  Erik Jan Marinissen,et al.  Efficient test access mechanism optimization for system-on-chip , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[22]  Kedarnath J. Balakrishnan,et al.  Test Cost Reduction for SoC Using a Combined Approach to Test Data Compression and Test Scheduling , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[23]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[24]  Krishnendu Chakrabarty,et al.  Accepted for Publication in Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Test Scheduling for Core-based Systems Using Mixed-integer Linear Programming , 2000 .

[25]  Chris AllsupKun Chung.  Product How To : DFT strategy for ARM processor-based designs , 2019 .

[26]  Hideo Fujiwara,et al.  System-on-chip test scheduling with reconfigurable core wrappers , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Nicola Nicolici,et al.  Time-multiplexed test data decompression architecture for core-based SOCs with improved utilization of tester channels , 2005, European Test Symposium (ETS'05).

[28]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.