论文信息 - One-chip receiver IC for 2.4 Gb/s optical communication systems

One-chip receiver IC for 2.4 Gb/s optical communication systems

One-chip receiver IC fully integrating 3R functions (reshaping, retiming, regenerating) is developed for 2.4 Gb/s optical communication systems. The reshaping is performed by a transimpedance type preamplifier and an AGC amplifier with an offset control circuit. The retiming is accomplished by a PLL to extract clock signal from NRZ data. To reduce the crosstalk effect between the amplifiers and the PLL, the trench isolation and SOI technologies are introduced. The power consumption of the IC is 600 mW at -5.2 V supply.

[1] T. Suzaki,et al. SiGe bipolar ICs for 20 Gb/s optical transmitter , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[2] Mehmet Soyuer. A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology , 1993 .

[3] U. Langmann,et al. A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[4] P. O'Connor,et al. A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .

[5] K. W. Martin,et al. A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .